

### Features

- Very high speed: 45 ns
- Temperature ranges
   Industrial: -40 °C to +85 °C
- Wide voltage range: 2.20 V to 3.60 V and 4.5 V to 5.5 V
- Ultra low standby power
  - Typical standby current: 3.5 μA
  - D Maximum standby current: 8.7 μA
- Ultra low active power
   Typical active current: 3.5 mA at f = 1 MHz
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in a 44-pin TSOP II and 48-ball VFBGA Packages


# **Functional Description**

The CY62146GN is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features an advanced circuit design designed to provide an ultra low active current. Ultra low active current is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 80 percent when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99 percent when deselected ( $\overline{CE}$  HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}$  HIGH), outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is in progress ( $\overline{CE}$  LOW and WE LOW).

<u>To write</u> to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from the I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

To read <u>from</u> the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by <u>the address</u> pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.

### Logic Block Diagram



**Cypress Semiconductor Corporation** Document Number: 001-95417 Rev. \*E 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised December 15, 2017



# Contents


Pin Configurations	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	14
Document Conventions	14
Units of Measure	14
Document History Page	15
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	16
Products	16
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	



# **Pin Configurations**

Figure	1. 44-pin T	SOP II Pinout <sup>[1]</sup>
Figure $4^3 4^3 4^3 4^3 4^3 4^3 4^3 4^3 4^3 4^3 $	1. 44-pin 1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 22	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
		23 🗆 A <sub>12</sub>



# **Product Portfolio**

								Power Di	ssipation		
Product	Bango	V <sub>CC</sub> Range (V)		Speed	Operating I <sub>CC</sub> (mA)			Standby Isas (uA)			
Floudel	Range				(ns)	f = 1 MHz		f = 1	max	Standby I <sub>SB2</sub> (μA)	
		Min	<b>Typ</b> <sup>[2]</sup>	Max		<b>Typ</b> <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Мах	<b>Typ</b> <sup>[2]</sup>	Max
CY62146GN30	Industrial	2.2	3.0	3.6	45	3.5	6	15	20	3.5	8.7
CY62146GN	industrial	4.5	5.0	5.5	45	3.5	0	10	20	5.5	0.7

1. NC pins are not connected on the die. 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C.



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied–55 °C to + 125 °C
Supply voltage to ground potential
DC voltage applied to outputs in High-Z state $^{[3,\ 4]}$ –0.3 V to + V_{CC} + 0.5 V
DC input voltage <sup>[3, 4]</sup> 0.3 V to + $V_{CC}$ + 0.5 V

Output current into outputs (LOW)	. 20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	2001 \/
Latch-up Current>	200 mA

### **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[5]</sup>
CY62146GN30	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V, 4.5 V to 5.5 V

# **Electrical Characteristics**

### Over the Operating Range

Parameter	Description		Test Conditions		45 ns			
Parameter	Desi	cription	Test Conditions	Min	<b>Typ</b> <sup>[6]</sup>	Мах	Unit	
		2.2 V to 2.7 V	$V_{CC}$ = Min, $I_{OH}$ = -0.1 mA	2	_	-		
N/	Output high	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = –1.0 mA	2.4	-	-	v	
V <sub>OH</sub>	voltage	4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = –1.0 mA	2.4	-	-	v	
		4.5 V to 5.5 V	$V_{CC}$ = Min, $I_{OH}$ = -0.1 mA	$V_{CC} - 0.5^{[7]}$	-	-		
		2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA	-	-	0.4		
V <sub>OL</sub>	Output low voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	-	-	0.4	V	
	4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2.1 mA	-	-	0.4			
	Input high voltage	2.2 V to 2.7 V	-	1.8	-	V <sub>CC</sub> + 0.3	3	
V <sub>IH</sub> <sup>[4]</sup>		2.7 V to 3.6 V	-	2.0	_	V <sub>CC</sub> + 0.3	V	
		4.5 V to 5.5 V	-	2.2	-	V <sub>CC</sub> + 0.5		
		2.2 V to 2.7 V	V <sub>CC</sub> = 2.2 V to 2.7 V	-0.3	-	0.6	v	
V <sub>IL</sub> <sup>[3]</sup>	Input LOW Voltage	2.7 V to 3.6 V	V <sub>CC</sub> = 2.7 V to 3.6 V	-0.3	_	0.8		
		4.5 V to 5.5 V	-	-0.5	-	0.8		
I <sub>IX</sub>	Input leakage current		$GND \leq V_I \leq V_{CC}$	-1	-	+1	mA	
I <sub>OZ</sub>	Output leakage of	urrent	GND $\leq V_O \leq V_{CC}$ , Output disabled	-1	_	+1	mA	
			$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CC}(max),$	-	15	20		
ICC	V <sub>CC</sub> operating su	pply current		-	3.5	6	mA	
I <sub>SB1</sub>	Automatic CE power down current – CMOS inputs		$\label{eq:central_constraints} \begin{split} \overline{CE} &> V_{CC} - 0.2 \ V, \\ V_{\text{IN}} &> V_{CC} - 0.2 \ V \ \text{or} \ V_{\text{IN}} < 0.2 \ V, \\ f &= f_{max} \ (\text{Address and data only}), \\ f &= 0 \ (\overline{OE}, \ \overline{\text{BHE}}, \ \overline{\text{BLE}} \ \text{and} \ \overline{\text{WE}}), \\ V_{CC} &= 3.60 \ V \end{split}$	-	3.5	8.7	μΑ	
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE po CMOS inputs	wer down current –	$\label{eq:constraint} \begin{array}{ c c c c c } \hline \hline CE \ge V_{CC} - 0.2 \ V, \\ V_{IN} \ge V_{CC} - 0.2 \ V \ or \ V_{IN} \le 0.2 \ V, \\ f = 0, \ V_{CC} = 3.60 \ V \end{array}$	-	3.5	8.7	μΑ	

#### Notes

V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
 V<sub>IL(max)</sub> = V<sub>CC</sub> + 2.0 V for pulse durations less than 20 ns.
 Full-device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> > 100 μs or stable at V<sub>CC(min)</sub> > 100 μs.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
 This parameter is guaranteed by design and not tested.

8. Chip enable (CE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.




# Capacitance


Parameter <sup>[9]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### **Thermal Resistance**

Parameter <sup>[9]</sup>	Description	Test Conditions	48-ball VFBGA	TSOP II	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	31.35	68.85	°C/W
Θ <sub>JC</sub>			14.74	15.97	°C/W

## **AC Test Loads and Waveforms**





Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V

Note

9. Tested initially and after any design or process changes that may affect these parameters. 10. Full-device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \ \mu s$  or stable at  $V_{CC(min)} \ge 100 \ \mu s$ .




# **Data Retention Characteristics**

### Over the Operating Range

Parameter	Description	Conditions	Min	Тур	Max	Unit
V <sub>DR</sub>	$V_{CC}$ for data retention		1.0	-	-	V
I <sub>CCDR</sub> <sup>[11, 12]</sup>	Data retention current	$V_{CC} = 1.2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	-	13	μΑ
t <sub>CDR</sub> <sup>[13]</sup>	Chip deselect to data retention time	_	0	-	_	ns
t <sub>R</sub> <sup>[14]</sup>	Operation recovery time	_	45	-	-	ns

### **Data Retention Waveform**

### Figure 4. Data Retention Waveform



### Notes

- 11. Chip enable (CE) needs to be tied to CMOS levels to meet the I<sub>SB1</sub>/I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating. 12. I<sub>CCDR</sub> is guaranteed only after device is first powered up to V<sub>CC(min)</sub> and then brought down to V<sub>DR</sub>. 13. Tested initially and after any design or process changes that may affect these parameters. 14. Full-device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> > 100 µs or stable at V<sub>CC(min)</sub> > 100 µs.



# **Switching Characteristics**

Over the Operating Range

Parameter <sup>[15, 16]</sup>	Description	45	Unit		
Farameter	Description	Min			
Read Cycle					
t <sub>RC</sub>	Read cycle time	45	_	ns	
t <sub>AA</sub>	Address to data valid	-	45	ns	
t <sub>OHA</sub>	Data hold from address change	10	-	ns	
t <sub>ACE</sub>	CE LOW to data valid	-	45	ns	
t <sub>DOE</sub>	OE LOW to data valid	-	22	ns	
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[17]</sup>	5	-	ns	
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[17, 18]</sup>	-	18	ns	
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[17]</sup>	10	_	ns	
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[17, 18]</sup>	-	18	ns	
t <sub>PU</sub>	CE LOW to power up	0	_	ns	
t <sub>PD</sub>	CE HIGH to power down	-	45	ns	
t <sub>DBE</sub>	BLE / BHE LOW to data valid	-	22	ns	
t <sub>LZBE</sub>	BLE / BHE LOW to Low-Z <sup>[17]</sup>	5	_	ns	
t <sub>HZBE</sub>	BLE / BHE HIGH to High-Z <sup>[17, 18]</sup>	-	18	ns	
Write Cycle <sup>[19, 20]</sup>		·			
t <sub>WC</sub>	Write cycle time	45	-	ns	
t <sub>SCE</sub>	CE LOW to write end	35	-	ns	
t <sub>AW</sub>	Address setup to write end	35	-	ns	
t <sub>HA</sub>	Address hold from write end	0	_	ns	
t <sub>SA</sub>	Address setup to write start	0	-	ns	
t <sub>PWE</sub>	WE pulse width	35	-	ns	
t <sub>BW</sub>	BLE / BHE LOW to write end	35	-	ns	
t <sub>SD</sub>	Data setup to write end	25	-	ns	
t <sub>HD</sub>	Data hold from write end	0	-	ns	
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[17, 18]</sup>	-	18	ns	
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[17]</sup>	10	-	ns	


Notes


15. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 3 on page 5.
16. These parameters are guaranteed by design.
17. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.


18. t<sub>HZCE</sub>, t<sub>HZEE</sub>, t<sub>HZEE</sub>, t<sub>HZEE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
 19. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write
 20. The minimum write pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



### **Switching Waveforms**







#### Notes

- 21. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ . 22. WE is HIGH for read cycle. 23. Address valid before or similar to  $\overline{CE}$ .





### Switching Waveforms (continued)




Figure 7. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled)<sup>[24, 25, 26]</sup>

#### Notes

24. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. 25. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ . 26. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state.

t<sub>BW</sub>

t<sub>SD</sub>

DATAIN

t<sub>HD</sub>

NOTE 27

BHE/BLE

DATA I/O

OE

t<sub>HZOE</sub> →

27. During this period, the I/Os are in output state and input signals must not be applied.

-





### Switching Waveforms (continued)





Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW)<sup>[28, 29]</sup>

Figure 10. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)<sup>[28]</sup>



#### Notes

- 28. If CE goes HIGH simultaneously with WE = V<sub>IH</sub>, the o<u>utput</u> remains in <u>a</u> high impedance state.
   29. The minimum write pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
   30. During this period, the I/Os are in output state and input signals must not be applied.





# **Truth Table**


<b>CE</b> <sup>[31]</sup>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	х	н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z	Write	Active (I <sub>CC</sub> )
L	L	х	L	н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Write	Active (I <sub>CC</sub> )



# **Ordering Information**

Speed (ns)	Voltage Range (V)	Ordering Code	Package Diagram	Package Type (Pb-free)	Operating Range
		CY62146GN30-45ZSXI	51-85087	44-pin TSOP II	
	2.2 V–3.6 V	CY62146GN30-45ZSXIT	51-85087	44-pin TSOP II, Tape & Reel	
45	2.2 V-3.0 V	CY62146GN30-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm)	Industrial
		CY62146GN30-45BVXIT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Tape & Reel	
	4.5 V–5.5 V	CY62146GN-45ZSXI	51-85087	44-pin TSOP II	
		CY62146GN-45ZSXIT	51-85087	44-pin TSOP II, Tape & Reel	

### **Ordering Code Definitions**





# Package Diagrams






Figure 12. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE: PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H





### Acronyms

## Table 1. Acronyms Used in this Document

Acronym	Description		
BHE	byte high enable		
BLE	byte low enable		
CMOS	complementary metal oxide semiconductor		
CE	chip enable		
I/O	input/output		
OE	output enable		
SRAM	static random access memory		
TSOP	thin small outline package		
VFBGA	very fine-pitch ball grid array		
WE	write enable		

### **Document Conventions**

**Units of Measure** 

Table 2. Units of Measure

Symbol	Unit of Measure		
°C	Degrees Celsius		
MHz	megahertz		
μA	microamperes		
mA	milliamperes		
ns	nanoseconds		
Ω	ohms		
pF	picofarads		
V	volts		
W	watts		





# **Document History Page**

Documen Documen	Document Title: CY62146GN MoBL <sup>®</sup> , 4-Mbit (256K × 16) Static RAM Document Number: 001-95417			
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	5048897	NILE	12/14/2015	New data sheet.
*A	5072822	NILE	01/05/2016	Added "4.5 V to 5.5 V" voltage range related information in all instances across the document. Updated Ordering Information: Updated part numbers.
*B	5092237	NILE	01/21/2016	Added 48-ball VFBGA package related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated Package Diagrams: Added spec 51-85150 *H (Figure 12).
*C	5142534	NILE	02/18/2016	Updated Ordering Code Definitions under Ordering Information (Replaced "GN = 90 nm" with "GN = 65 nm Technology"). Updated to new template.
*D	5555156	NILE	12/15/2016	Updated Ordering Information: Updated part numbers. Updated Electrical Characteristics: Enhance V <sub>IH</sub> for 2.2V - 2.7V operating range from 2.0V to 1.8V. Enhance V <sub>OH</sub> for 2.7V - 3.6V operating range from 2.2V to 2.4V. Updated Notes 3 and 4. Updated Thermal Resistance. Updated Sales Support, Copyright and Disclaimer.
*E	5995870	AESATMP9	12/15/2017	Updated logo and copyright.