

CY62147G/CY621472G MoBL[®] Automotive

4-Mbit (256K words × 16-bit) Static RAM with Error-Correcting Code (ECC)

Features

- High speed: 45 ns/55 ns
- Temperature Ranges
 □ Automotive-A: -40 °C to +85 °C
 □ Automotive-E: -40 °C to +125 °C
- Ultra-low standby power
 □ Typical standby current: 3.5 µA
- Embedded ECC for single-bit error correction^[1, 2]
- Wide voltage range: 2.2 V to 3.6 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Pb-free 48-ball VFBGA and 44-pin TSOP II packages

Functional Description

CY62147G/CY621472G is high-performance CMOS low-power (MoBL) SRAM devices with embedded ECC. Both devices are offered in single and dual chip enable options and in multiple pin configurations.

Devices with a single chip enable input are accessed by asserting the chip enable (\overline{CE}) input LOW. Dual chip enable devices are accessed by asserting both chip enable inputs – \overline{CE}_1 as low and CE₂ as HIGH.

Data writes are performed by asserting the Write Enable ($\overline{\text{WE}}$) input LOW, while providing the data on I/O₀ through I/O₁₅ and address on A₀ through A₁₇ pins. The Byte High Enable (BHE) and Byte Low Enable ($\overline{\text{BLE}}$) inputs control write operations to the upper and lower bytes of the specified memory location. BHE controls I/O₈ through I/O₁₅ and BLE controls I/O₀ through I/O₇.

Data reads are performed by asserting the Output Enable (\overline{OE}) input and providing the required address on the address lines. Read data is accessible on the I/O lines (I/O₀ through I/O₁₅). Byte accesses can be performed by asserting the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O₀ through I/O₁₅) are placed in a HI-Z state when the device is deselected (\overline{CE} HIGH for a single chip enable device and \overline{CE}_1 HIGH/CE₂ LOW for a dual chip enable device), or control signals are deasserted (\overline{OE} , \overline{BLE} , \overline{BHE}).

The device also has a unique Byte Power down feature, where, if both the Byte Enables (\overline{BHE} and \overline{BLE}) are disabled, the devices seamlessly switch to standby mode irrespective of the state of the chip enables, thereby saving power.

The logic block diagrams are on page 2.

Notes

2. SER FIT Rate <0.1 FIT/Mb. Refer AN88889 for details.


Cypress Semiconductor Corporation Document Number: 001-95424 Rev. *E 198 Champion Court

San Jose, CA 95134-1709


^{1.} This device does not support automatic write-back on error detection.



Logic Block Diagram – CY62147G



Logic Block Diagram – CY621472G





Contents

Pin Configuration – CY62147G	4
Pin Configuration – CY621472G	5
Product Portfolio	
Maximum Ratings	6
Operating Range	6
DC Electrical Characteristics	6
Capacitance	8
Thermal Resistance	8
AC Test Loads and Waveforms	8
Data Retention Characteristics	9
Data Retention Waveform	9
AC Switching Characteristics	
Switching Waveforms	
Truth Table - CY62147G/CY621472G	15

Ordering Information Ordering Code Definitions	
Package Diagrams	17
Acronyms	18
Document Conventions	18
Units of Measure	18
Document History Page	19
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	20
Products	20
PSoC®Solutions	20
Cypress Developer Community	20
Technical Support	



Pin Configuration – CY62147G

Figure 1. 48-ball VFBGA pinout (Single Chip Enable without ERR) – CY62147G ^[3]




Figure 2. 44-pin TSOP II pinout (Single Chip Enable without ERR) – CY62147G^[3]

A4 🗖	• 1		44	A5
A3 =	2		43	A6
A2	3		42	A7
A1	4		41	/OE
A0 =	5		40	/BHE
/CE1	6		39	/BLE
I/O0 ⊟	7		38	I/O15
I/O1 ⊟	8		37	I/O14
I/O2 ⊟	9		36	I/O13
I/O3 ⊟	10		35	I/O12
VCC=	11		34	VSS
VSS■	12	44-TSOP-II	33	VCC
I/O4 ■	13		32	I/O11
I/O5 ⊟	14		31	I/O10
I/O6 ⊟	15		30	I/O9
I/07 🗖	16		29	I/O8
/WE	17		28	NC
A17 ⊟	18		27	A8
A16 ■	19		26	A9
A15 =	20		25	A10
A14 ■	21		24	A11
A13 =	22		23	A12

Note

3. NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin configuration.



Pin Configuration – CY621472G

Figure 3. 44-pin TSOP II pinout (Dual Chip Enable without ERR) - CY621472G

A4 🗖	• 1	\bigcirc	44	a A5
A3 =	2		43	A 6
A2	3		42	a A7
A1	4		41	■ /OE
A0 =	5		40	/BHE
/CE1=	6		39	/BLE
I/O0 =	7		38	■ I/O15
I/O1 =	8		37	■ I/O14
I/O2 =	9		36	■ I/O13
I/O3 =	10		35	■ I/O12
VCC=	11		34	VSS
VSS■	12	44-TSOP-II	33	VCC
I/O4 =	13		32	■ I/O11
I/O5 =	14		31	I /O10
I/O6 =	15		30	I /O9
I/07 =	16		29	I /O8
/WE =	17		28	CE2
A17 =	18		27	A 8
A16 =	19		26	A 9
A15 =	20		25	a A10
A14 =	21		24	A 11
A13 =	22		23	A 12

Product Portfolio

Product	Features and		V _{CC} Range (V) Speed (ns)		Power Dissipation					
	Options					l I _{CC} , (mA)	Standby L (UA			
	(see the Pin Configurations section)	Range		f = 1	f _{max}	Standby, I _{SB2} (µA)				
				-	Тур ^[4]	Max	Typ ^[4]	Мах		
CY62147G30/	Single or dual	Automotive-A	2.2 V–3.6 V	45	15	20	3.5	8.7		
CY621472G30	Chip Enables	Automotive-E		55	15	24	_	35		

Note 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied–55 °C to + 125 °C
Supply voltage to ground potential $^{[5]}$ –0.3 V to V_{CC} + 0.3 V
DC voltage applied to outputs in HI-Z state $^{[5]}\dots\dots -0.3$ V to V_{CC} + 0.3 V

DC input voltage $^{[5]}$
Output current into outputs (in low state)
Static discharge voltage (MIL-STD-883, Method 3015) >2001 V
Latch-up current>140 mA

Operating Range

Grade	Ambient Temperature	V _{cc}
Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V
Automotive-E	–40 °C to +125 °C	

DC Electrical Characteristics

Over the operating range

Deremeter	Description		Test Conditions	45 ns (Automotive-A)			55 ns (Automotive-E)			Unit	
Parameter	Desi	Description Te		M		Тур	Max	Min	Тур	Max	Unit
V _{OH}	Output	2.2 V to 2.7 V	V _{CC} = Min, I _{OH} = ·	–0.1 mA	2	-	-	2	_	-	V
	HIGH voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OH} =	–1.0 mA	2.4	-	-	2.4	-	-	
V _{OL}	Output	2.2 V to 2.7 V	V_{CC} = Min, I_{OL} = 0).1 mA	-	-	0.4	-		0.4	V
	LOW voltage	2.7 V to 3.6 V	V_{CC} = Min, I_{OL} = 2.1 mA		-	_	0.4	-	-	0.4	
V _{IH}		2.2 V to 2.7 V	-		1.8	-	V _{CC} + 0.3 ^[5]	2	-	V _{CC} + 0.3 ^[5]	V
	voltage	2.7 V to 3.6 V	-		2	-	V _{CC} + 0.3 ^[5]	2	-	V _{CC} + 0.3 ^[5]	
V _{IL}	Input LOW	2.2 V to 2.7 V	-		-0.3 ^[5]	-	0.6	-0.3 ^[5]	-	0.6	V
	voltage	2.7 V to 3.6 V	-		-0.3 ^[5]	-	0.8	-0.3 ^[5]	-	0.8	
I _{IX}	Input leaka	ge current	$GND \leq V_{IN} \leq V_{CC}$		-1	-	+1	-5	-	+5	μA
I _{OZ}	Output leak	age current	e current $GND \le V_{OUT} \le V_{CC}$, Output disabled		-1	-	+1	-5	Ι	+5	μA
I _{CC}	V _{CC} operating supply		Max V _{CC} ,	$f = f_{MAX}$	-	15	20	_	15	24	mA
	current		I _{OUT} = 0 mA, CMOS levels	f = 1 MHz	_	3.5	6	-	3.5	10	

Note 5. $V_{IL(min)}$ = -2.0 V and $V_{IH(max)}$ = V_{CC} + 2 V for pulse durations of less than 20 ns.



DC Electrical Characteristics (continued)

Over the operating range

Parameter	Description	Test Conditions	45 ns	45 ns (Automotive-A)			55 ns (Automotive-E)		
Parameter	Description	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
I _{SB1} ^[6]		$\label{eq:central_constraint} \begin{split} \overline{CE}_1 &\geq V_{CC} - 0.2 \ V \\ \text{or} \\ CE_2 &\leq 0.2 \ V, \\ (\overline{BHE} \ \text{and} \ \overline{BLE}) &\geq V_{CC} - 0.2 \ V, \\ \overline{V_{IN}} &\geq V_{CC} - 0.2 \ V \ \text{or} \\ V_{IN} &\leq 0.2 \ V, \\ f &= f_{max} \ (\text{address and data only}), \\ f &= 0 \ (\overline{OE}, \ \text{and} \ \overline{WE}), \ \text{Max} \ V_{CC} \end{split}$	_	3.5	8.7	_	_	35	μΑ
I _{SB2} ^[6]	Automatic power down current – CMOS inputs V _{CC} = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$\label{eq:central_constraint} \begin{split} \overline{CE}_1 &\geq V_{CC} - 0.2 \ V \\ \text{or} \\ CE_2 &\leq 0.2 \ V, \\ (\overline{BHE} \text{ and } \overline{BLE}) &\geq V_{CC} - 0.2 \ V, \\ \hline (\overline{BHE} \text{ and } \overline{BLE}) &\geq 0.2 \ V, \\ V_{IN} &\geq V_{CC} - 0.2 \ V \\ \text{or} \\ V_{IN} &\leq 0.2 \ V, \\ f &= 0, \ Max \ V_{CC} \end{split}$	_	3.5	8.7	_	_	35	μΑ

Note 6. Chip enables (\overline{CE}_1 and CE_2) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance

Parameter ^[7]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [7]	Description	Test Conditions	48-ball VFBGA	44-pin TSOP II	Unit
JA		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	31.17	66.82	°C/W
- 30	Thermal resistance (junction to case)		14.90	15.97	°C/W

AC Test Loads and Waveforms





Figure 4. AC Test Loads and Waveforms ^[8]



Equivalent to: THÉVENIN EQUIVALENT

Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R1	13500	16667	1103	1800	Ω
R2	10800	15385	1554	990	Ω
R _{TH}	6000	8000	645	639	Ω
V _{TH}	0.80	1.20	1.75	1.77	V

- 7. Tested initially and after any design or process changes that may affect these parameters. 8. Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \ \mu s$ or stable at $V_{CC(min)} \ge 100 \ \mu s$.




Data Retention Characteristics

Over the operating range

Parameter	Description	Conditions	(Aut	tomotiv	e-A)	(Automotive-E)			Unit	
Parameter	Description	Conditions	Min	Typ ^[9]	Мах	Min	Typ ^[9]	Мах	Unit	
V _{DR}	V _{CC} for data retention		1	-	Ι	1	-	Ι	V	
I _{CCDR} ^[10, 11]	Data retention current	Vcc = 1.2 V,	-	-	13	-	-	50	μA	
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V},$								
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 V,$								
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$								
t _{CDR} ^[12]	Chip deselect to data retention time		0	-	-	0	-	_	ns	
t _R ^[12, 13]	Operation recovery time		45	-	-	55	-	-	ns	

Data Retention Waveform

Figure 5. Data Retention Waveform ^[14]



- Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.
- 10. Chip enables (\overline{CE}_1 and CE_2) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
- 11. I_{CCDR} is guaranteed only after the device is first powered up to $V_{CC(min)}$ and then brought down to V_{DR} .
- 12. These parameters are guaranteed by design.
- 13. Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100 \ \mu s$ or stable at $V_{CC(min)} \ge 100 \ \mu s$.
- 14. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



AC Switching Characteristics

Parameter [15]	Description	45	ins	55	l lucit	
Parameter [19]	Description	Min	Max	Min	Мах	Unit
Read Cycle					•	
t _{RC}	Read cycle time	45	-	55	-	ns
t _{AA}	Address to data valid	-	45	-	55	ns
t _{OHA}	Data hold from address change	10	-	10	-	ns
t _{ACE}	$\overline{\text{CE}}_1$ LOW and CE_2 HIGH to data valid	-	45	-	55	ns
t _{DOE}	OE LOW to data valid	-	22	-	25	ns
t _{LZOE}	OE LOW to Low impedance ^[16, 17]	5	-	5	-	ns
t _{HZOE}	OE HIGH to HI-Z ^[16, 17, 18]	-	18	_	18	ns
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low impedance ^[16, 17]	10	_	10	_	ns
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to HI-Z ^[16, 17, 18]	-	18	_	18	ns
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power-up ^[17]	0	_	0	_	ns
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power-down ^[17]	_	45	_	55	ns
t _{DBE}	BLE / BHE LOW to data valid	-	45	_	55	ns
t _{LZBE}	BLE / BHE LOW to Low impedance ^[16, 17]	5	-	5	_	ns
t _{HZBE}	BLE / BHE HIGH to HI-Z ^[16, 17, 18]	_	18	_	18	ns
Write Cycle [19	, 20]					•
t _{WC}	Write cycle time	45	_	55	_	ns
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35	_	40	_	ns
t _{AW}	Address setup to write end	35	_	40	_	ns
t _{HA}	Address hold from write end	0	_	0	_	ns
t _{SA}	Address setup to write start	0	_	0	_	ns
t _{PWE}	WE pulse width	35	_	40	_	ns
t _{BW}	BLE / BHE LOW to write end	35	_	45	_	ns
t _{SD}	Data setup to write end	25	_	25	_	ns
t _{HD}	Data hold from write end	0	-	0	-	ns
t _{HZWE}	WE LOW to HI-Z ^[16, 17, 18]	-	18	-	20	ns
t _{LZWE}	WE HIGH to Low impedance ^[16, 17]	10	-	10	_	ns

Notes

15. Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \ge 3$ V) and $V_{CC}/2$ (for $V_{CC} < 3$ V), and input pulse levels of 0 to 3 V (for $V_{CC} \ge 3$ V) and 0 to V_{CC} (for $V_{CC} < 3$ V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless specified otherwise.

16. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZBE} is less than t_{LZBE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any device. 17. These parameters are guaranteed by design.

18. t_{HZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.


19. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE}_1 = V_{IL}$, \overline{BHE} or \overline{BLE} , or both = V_{IL} , and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

20. The minimum pulse width in Write Cycle No 3 (\overline{WE} Controlled, \overline{OE} LOW) should be equal to sum of t_{SD} and t_{HZWE}.



Switching Waveforms

Figure 6. Read Cycle No. 1 of CY62147G/CY621472G (Address Transition Controlled) ^[21, 22]



Notes

21. The device is continuously selected. $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} .


22. $\overline{\text{WE}}$ is HIGH for Read cycle.

23. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, \overline{CE} is HIGH.

24. Address valid prior to or coincident with \overline{CE} LOW transition.



Switching Waveforms (continued)



^{25.} For all dual chip enable devices, CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.

^{26.} The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE}_1 = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{27.} Data I/O is in a HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.



Switching Waveforms (continued)





Figure 10. Write Cycle No. 3 (WE Controlled, $\overline{\text{OE}}$ LOW) [28, 29, 30, 31]



- 28. For all dual chip enable devices, \overline{CE} is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and CE_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or CE_2 is LOW, CE is HIGH.
- 29. The internal write time of the memory is defined by the overlap of $\overline{WE} = V_{IL}$, $\overline{CE}_1 = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
- 30. Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$. 31. The minimum write pulse width for Write Cycle No. 3 (WE Controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD} .



Switching Waveforms (continued)




Figure 11. Write Cycle No. 4 (BHE/BLE Controlled) ^[32, 33, 34]

Notes

32. For all dual chip enable devices, CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.
 33. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.
 34. Data I/O is in a HLZ state if CE = V = COE = COE = COE = V = COE = C

34. Data I/O is in a HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.





Truth Table - CY62147G/CY621472G

CE / CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
н	X ^[35]	Х	Х	Х	Х	HI-Z	Deselect/Power-down	Standby (I _{SB})
X ^[35]	L	Х	Х	Х	Х	HI-Z	Deselect/Power-down	Standby (I _{SB})
X ^[35]	X ^[35]	Х	Х	Н	Н	HI-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); HI-Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	HI-Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	L	Н	HI-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	HI-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	L	HI-Z	Output disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); HI-Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	HI-Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})


Note 35. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



Ordering Information


Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type	Operating Range
45	2.2 V–3.6 V	CY62147G30-45BVXA	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable	Automotive-A
		CY62147G30-45BVXAT	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable, Tape and Reel	
		CY62147G30-45ZSXA	51-85087	44-pin TSOP II without ERR	
		CY62147G30-45ZSXAT	51-85087	44-pin TSOP II without ERR, Tape and Reel	
		CY621472G30-45ZSXA	51-85087	44-pin TSOP II, Dual Chip Enable	
		CY621472G30-45ZSXAT	51-85087	44-pin TSOP II, Dual Chip Enable, Tape and Reel	
55	2.2 V–3.6 V	CY62147G30-55BVXE	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable	Automotive-E
		CY62147G30-55BVXET	51-85150	48-ball VFBGA (6 × 8 × 1 mm), Single Chip Enable, Tape and Reel	
		CY62147G230-55ZSXE	51-85087	44-pin TSOP II, Dual Chip Enable	
		CY62147G230-55ZSXET	51-85087	44-pin TSOP II, Dual Chip Enable, Tape and Reel	
		CY62147G30-55ZSXE	51-85087	44-pin TSOP II	
		CY62147G30-55ZSXET	51-85087	44-pin TSOP II, Tape and Reel	

Ordering Code Definitions







Package Diagrams









NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H



Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μA	microampere		
μS	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



Document History Page

Code (EC	Document Title: CY62147G/CY621472G MoBL [®] Automotive, 4-Mbit (256K words × 16-bit) Static RAM with Error-Correctir Code (ECC) Document Number: 001-95424							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change				
*В	5032662	NILE	12/01/2015	Changed status from Preliminary to Final.				
*C	5428830	NILE	09/07/2016	Updated Maximum Ratings: Updated Note 5 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Changed minimum value of V _{OH} parameter from 2.2 V to 2.4 V corresponding to Operating Range "2.7 V to 3.6 V" and Test Condition "V _{CC} = Min, I _{OH} = -1.0 mA". Changed minimum value of V _{IH} parameter from 2.0 V to 1.8 V corresponding to Operating Range "2.2 V to 2.7 V". Updated Ordering Information: Updated part numbers. Updated to new template.				
*D	5997948	AESATMP8	12/18/2017	Updated logo and Copyright.				
*E	6119305	NILE	04/02/2018	Updated Features: Added Note 2 and referred the same note in "Embedded ECC for single-bit error correction". Completing Sunset Review.				