# CY62167GN30 MoBL



# 16-Mbit (1M × 16/2M × 8) Static RAM

### Features

- Ultra-low standby power
   Typical standby current: 1.5 μA
   Maximum standby current: 8 μA
- TSOP I package configurable as 1M × 16 or 2M × 8 SRAM
- Very high speed: 45 ns
- Temperature ranges □ Industrial: –40 °C to +85 °C
- Wide voltage range: 2.2 V to 3.6 V
- **Easy** memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  Features
- Automatic power-down when deselected
- CMOS for optimum speed and power
- Offered in Pb-free 48-ball VFBGA and 48-pin TSOP I packages


#### **Functional Description**

The CY62167GN30 is a high performance CMOS static RAM organized as 1M words by 16 bits or 2M words by 8 bits. This device features an advanced circuit design that provides an ultra low active current. Ultra low active current is ideal for providing

More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption by 99 percent when addresses are not toggling. Place the device into standby mode when deselected ( $CE_1$  HIGH or  $CE_2$  LOW or both BHE and BLE are HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when: the device is deselected ( $CE_1$  HIGH or  $CE_2$  LOW), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is in progress ( $CE_1$  LOW,  $CE_2$  HIGH and WE LOW).

To write to the device, tak<u>e</u> Chip Enables (CE<sub>1</sub> LOW and CE<sub>2</sub> <u>HIGH</u>) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>). If Byte High Enable (BHE) is LOW, then data from the I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

To read from the device, take <u>Chip</u> Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Output Enable ( $\overline{OE}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See Truth Table on page 12 for a complete description of read and write modes.



Cypress Semiconductor Corporation Document Number: 002-28515 Rev. \*A 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised March 16, 2020



# CY62167GN30 MoBL

# Contents

Pin Configuration	
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	13
Ordering Code Definitions	
Package Diagrams	14
Acronyms	16
Document Conventions	16
Units of Measure	
Document History Page	17
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	



# **Pin Configuration**

Figure 1. 48-ball VFBGA pinout (Top View) <sup>[1, 2]</sup>




Figure 2. 48-pin TSOP I pinout (Top View) <sup>[2, 3]</sup>

0	
A15 🗖 1	48 <b>=</b> <u>A16</u>
A14 <b>2</b> A13 <b>3</b>	47 🗖 BYTE
A14 = 2 A13 = 3	46 🗖 Vss
A12 🗖 4	47 BYTE 46 Vss 45 VO15/A20 44 V/015/A20 44 V/07
A11 = 5 A10 = 6	44 🖿 1/07
A10 🗖 6	43 🗖 I/O14
A9 🗖 7	42 🗖 1/06
A8 🗖 8	41 🗖 1/013
A19 🗖 9	40 🗖 1/05
$\begin{array}{c} NC & \blacksquare & 10 \\ WE & \blacksquare & 11 \\ CE_2 & \blacksquare & 12 \\ NC & \blacksquare & 13 \end{array}$	40 <b>1</b> 1/05 39 <b>1</b> 1/012
WE 🗖 11	38 🗖 1/04
CE <sub>2</sub> = 12	37 🗖 Vcc
NC = 13	36 🗖 1/011
BHE 🗖 14	35 🗖 1/03
BLE 🖴 15	38 ± 1/04 37 ± 1/0c 36 ± 1/011 35 ± 1/03 34 ± 1/010
A18 🗖 16	33 🗖 1/02
A17 🖬 17	32 🗖 1/09
A7 🖿 18	31 🗖 1/01
A6 🗖 19	30 🗖 1/08
A5 🗖 20	29 🗖 1/00
A4 🗖 21	28 🗖 OF
A3 🖴 22	27 🗖 Vss
A2 🗖 23	26 🗖 CE4
A1 24	27 <b>=</b> <u>Vss</u> 26 <b>=</b> CE <sub>1</sub> 25 <b>=</b> A0
	//0

# **Product Portfolio**

		Power Dissipation			Power Dissipation						
Product	Range	V <sub>CC</sub> Range (V) Speed Operating I <sub>CC</sub> (mA)		V <sub>CC</sub> Range (V)		Standby					
Troduct	Range				(ns)	f = 1 MHz f = f <sub>max</sub> Standb		otanuby	oy I <sub>SB2</sub> (μΑ)		
		Min	<b>Typ</b> <sup>[4]</sup>	Мах		<b>Typ</b> <sup>[4]</sup>	Max	<b>Typ</b> <sup>[4]</sup>	Max	<b>Typ</b> <sup>[4]</sup>	Max
CY62167GN30 <sup>[5, 6]</sup>	Industrial	2.2	3.0	3.6	45	7	9	29	35	1.5	8

#### Notes

1. Ball H6 for the VFBGA package can be used to upgrade to a 32M density.

2. NC pins are not connected on the die.

4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C. 5. This device offers improved  $I_{CC}$ ,  $I_{BE1}$  and  $I_{SB2}$  specifications compared to the previous revision with same marketing part number.

For previous version of this device, kindly refer here. Further details about improvement and comparison between old and new versions can be found in the PCN193805.

<sup>3.</sup> The BYTE pin in the <u>48-pin</u> TSOP I package has to be tied to  $V_{CC}$  to use the device as a <u>1M × 16 SRAM</u>. The 48-pin TSOP I package can also be used as a 2M × 8 SRAM by tying the BYTE signal to  $V_{SS}$ . In the 2M × 8 configuration, Pin 45 is A20, while BHE, BLE and I/O<sub>8</sub> to I/O<sub>14</sub> pins are not used.



# CY62167GN30 MoBL

# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied55 °C to + 125 °C
Supply voltage to ground potential $^{[7,\ 8]}$ 0.3 V to V_{CC(max)} + 0.3 V
DC voltage applied to outputs in High Z state <sup>[7, 8]</sup> 0.3 V to $V_{CC(max)}$ + 0.3 V

DC input voltage <sup>[7, 8]</sup> 0	0.3 V to V <sub>CC(max)</sub> + 0.3 V
Output current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>200 mA

### **Operating Range**

Device Range	Ambient Temperature	<b>V<sub>cc</sub></b> <sup>[9]</sup>
Industrial	–40 °C to +85 °C	2.2 V to 3.6 V

# **Electrical Characteristics**

Over the Operating Range

Deremeter	Description	Test Cond	tions		Unit		
Parameter	Description	Test Condi	Test conditions			Max	Unit
V <sub>OH</sub>	Output HIGH voltage	2.2 <u>≤</u> V <sub>CC</sub> <u>≤</u> 2.7	I <sub>OH</sub> = -0.1 mA	2.0	-	-	V
		2.7 <u>≤</u> V <sub>CC</sub> <u>≤</u> 3.6	I <sub>OH</sub> = -1.0 mA	2.4	-	-	
V <sub>OL</sub>	Output LOW voltage	2.2 <u>≤</u> V <sub>CC</sub> <u>≤</u> 2.7	I <sub>OL</sub> = 0.1 mA	_	-	0.4	V
		2.7 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 3.6	I <sub>OL</sub> = 2.1 mA	_	-	0.4	
V <sub>IH</sub>	Input HIGH voltage	2.2 <u>&lt;</u> V <sub>CC</sub> <u>&lt;</u> 2.7		1.8	-	V <sub>CC</sub> + 0.3	V
		2.7 <u>≤</u> V <sub>CC</sub> <u>≤</u> 3.6		2	-	V <sub>CC</sub> + 0.3	
V <sub>IL</sub>	Input LOW voltage	2.2 ≤ V <sub>CC</sub> ≤ 2.7		-0.3	-	0.6	V
		2.7 <u>≤</u> V <sub>CC</sub> <u>≤</u> 3.6		-0.3	-	0.8	
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$		-1	-	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$ , Out	put disabled	-1	-	+1	μA
I <sub>CC</sub> <sup>[11, 12]</sup>	V <sub>CC</sub> operating supply current	f = 22.22 MHz (45 ns)	$V_{CC} = V_{CC(max)}$	_	29	35	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	-	7	9	mA
I <sub>SB1</sub> [11, 12, 13, 14]	Automatic power down current – CMOS inputs		$CE_2 \le 0.2 V \text{ or}$ c = 0.2 V, $c \le 0.2 V,$ $c \le 0.2 V,$ data only), $c C = V_{CC(max)}$	-	1.5	8	μΑ
I <sub>SB2</sub> <sup>[11, 12, 14]</sup>	Automatic Power-down	$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or}$	25 °C <sup>[10]</sup>	-	1.5	3	μA
	Current – CMOS Inputs $V_{CC}$ = 2.2 V to 3.6 V and 4.5 V to 5.5 V	CE <u>₂ &lt; 0</u> .2 V or (BHE and BLE) <u>&gt;</u>	40 °C <sup>[10]</sup>	-	-	3.5	
	4.5 V to 5.5 V	$V_{cc} = 0.2 V_{c}$	70 °C <sup>[10]</sup>	_	-	6.5	
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V,}$ $f = 0, V_{CC} = V_{CC(max)}$	85 °C	-	-	8.0	

#### Notes

Notes
7. V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
8. V<sub>IH(max)</sub> = V<sub>CC</sub> + 2V for pulse durations less than 20 ns.
9. Full Device AC operation assumes a 100 µs ramp time from 0 to V<sub>CC(min)</sub> and 200 µs wait time after V<sub>CC</sub> stabilization.
10. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
11. This device offers improved I<sub>CC</sub>, I<sub>SB1</sub> and I<sub>SB2</sub> specifications compared to the previous revision with same marketing part number.
12. For previous version of this device, kindly refer here. Further details about improvement and comparison between old and new versions can be found in the PCN193805.

This parameter is guaranteed by design and not tested.
 Chip enables (CE<sub>1</sub> and CE<sub>2</sub>), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I<sub>SB1</sub>/I<sub>SB2</sub>/I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance

Parameter <sup>[15]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

# **Thermal Resistance**

Parameter <sup>[15]</sup>	Description	Test Conditions	48-ball VFBGA	48-pin TSOP I	Unit
JA		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	31.50	57.99	°C/W
Θ <sup>JC</sup>	Thermal resistance (junction to case)		15.75	13.42	°C/W

# **AC Test Loads and Waveforms**





Figure 3. AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT

Parameters	1.8 V	2.5 V	3.0 V	5.0 V	Unit
R <sub>1</sub>	13500	16667	1103	1800	Ω
R <sub>2</sub>	10800	15385	1554	990	Ω
R <sub>TH</sub>	6000	8000	645	639	Ω
V <sub>TH</sub>	0.80	1.20	1.75	1.77	V
V <sub>HIGH</sub>	1.8	2.5	3.0	5.0	V




# **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[16]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for data retention		1	-	-	V
I <sub>CCDR</sub> <sup>[17, 18, 19, 20]</sup>	Data retention current	V <sub>CC</sub> = 2.2 V to 3.6 V,	-	-	8	μA
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V or}$				
		$(\overline{\text{BHE}} \text{ and } \overline{\text{BLE}}) \ge V_{\text{CC}} - 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
		1.2 V <u>≤</u> V <sub>CC</sub> ≤ 2.2 V,	_	_	16	
		$\overline{CE}_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V or}$				
		$(\overline{BHE} \text{ and } \overline{BLE}) \ge V_{CC} - 0.2 \text{ V},$				
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$				
t <sub>CDR</sub> <sup>[21]</sup>	Chip deselect to data retention time		0	_	_	-
t <sub>R</sub> <sup>[22, 23]</sup>	Operation recovery time		45	_	_	ns

### **Data Retention Waveform**





#### Notes

- 16. Indicates the value for the center of distribution at 3.0 V, 25 °C and not 100% tested.
- 17. Chip enables (CE1 and CE2), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the ISB1/ISB2/ICCDR spec. Other inputs can be left floating.
- 18. I<sub>CCDR</sub> is guaranteed only after the device is first powered up to  $V_{CC(min)}$  and then brought down to  $V_{DR}$ . 19. This device offers improved I<sub>CC</sub>, I<sub>SB1</sub> and I<sub>SB2</sub> specifications compared to the previous revision with same marketing part number. 20. For previous version of this device, kindly refer here. Further details about improvement and comparison between old and new versions can be found in the PCN193805.

- 21. Tested initially and after any design or process changes that may affect these parameters. 22. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \,\mu s$  or stable at  $V_{CC(min)} \ge 100 \,\mu s$ . 23. <u>These parameters are guaranteed</u> by design and are not tested. 24. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



# **Switching Characteristics**

Parameter <sup>[25]</sup>	Description	45	45 ns		
Parameter	Description	Min	Max	- Unit	
Read Cycle		·		-	
t <sub>RC</sub>	Read cycle time	45.0	-	ns	
t <sub>AA</sub>	Address to data valid	-	45.0	ns	
t <sub>OHA</sub>	Data hold from address change	10.0	-	ns	
t <sub>ACE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to data valid	-	45.0	ns	
t <sub>DOE</sub>	OE LOW to data valid	-	22.0	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[26, 27]</sup>	5.0	-	ns	
t <sub>HZOE</sub>	OE HIGH to High Z [26, 27, 28]	-	18.0	ns	
t <sub>LZCE</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Low Z <sup>[26, 27]</sup>	10.0	-	ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to High Z <sup>[26, 27, 28]</sup>	-	18.0	ns	
t <sub>PU</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to power-up <sup>[29]</sup>	0	-	ns	
t <sub>PD</sub>	CE <sub>1</sub> HIGH and CE <sub>2</sub> LOW to power-down <sup>[29]</sup>	-	45.0	ns	
t <sub>DBE</sub>	BLE / BHE LOW to data valid	-	45.0	ns	
t <sub>LZBE</sub>	BLE / BHE LOW to Low Z [26, 27]	5.0	-	ns	
t <sub>HZBE</sub>	BLE / BHE HIGH to High Z <sup>[26, 27, 28]</sup>	-	18.0	ns	
Write Cycle <sup>[30, 31</sup>	]		•	-	
t <sub>WC</sub>	Write cycle time	45	_	ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to write end	35	_	ns	
t <sub>AW</sub>	Address setup to write end	35	-	ns	
t <sub>HA</sub>	Address hold from write end	0	_	ns	
t <sub>SA</sub>	Address setup to write start	0	-	ns	
t <sub>PWE</sub>	WE pulse width	35	-	ns	
t <sub>BW</sub>	BLE / BHE LOW to write end		_	ns	
t <sub>SD</sub>	Data setup to write end		_	ns	
t <sub>HD</sub>	Data hold from write end	0	-	ns	
t <sub>HZWE</sub>	WE LOW to High Z [26, 27, 28]	-	18	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[26, 27]</sup>	10	-	ns	

Notes

29. These parameters are guaranteed by design and are not tested.

30. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write 31. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled,  $\overline{OE}$  LOW) should be equal to the sum of  $t_{HZWE}$  and  $t_{SD}$ .

<sup>25.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in Figure 3 on page 5. 26. At any temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZOE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any device. 27. Tested initially and after any design or process changes that may affect these parameters. 28.  $t_{HZOE}$ ,  $t_{HZCE}$ ,  $t_{HZBE}$ , and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedance state.



### **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Address Transition Controlled)  $^{[32,\;33]}$ 





Figure 6. Read Cycle No. 2 (OE Controlled) <sup>[33, 34]</sup>



#### Notes

32. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ .

33. WE is HIGH for read cycle. 34. Address valid before or similar to  $\overline{CE}_1$ ,  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW and  $CE_2$  transition HIGH.





# Switching Waveforms (continued)




Figure 7. Write Cycle No. 1 (WE Controlled) [35, 36, 37]

Notes

<sup>35.</sup> The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{IL}$ , and  $CE_2 = V_{IH}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 36. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .


<sup>37.</sup> If  $\overline{CE}_1$  goes HIGH and  $CE_2$  goes LOW simultaneously with  $\overline{WE} = V_{H}$ , the output remains in a high impedance state.

<sup>38.</sup> During this period the I/Os are in output state. Do not apply input signals.





# Switching Waveforms (continued)



Notes


39. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{||L}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{||L}$ , and  $CE_2 = V_{||L}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 40. If  $\overline{CE}_1$  goes HIGH and  $CE_2$  goes LOW simultaneously with  $\overline{WE} = V_{||H}$ , the output remains in a high impedance state.

41. During this period the I/Os are in output state. Do not apply input signals.





## Switching Waveforms (continued)



- **Notes** 42. If CE<sub>1</sub> goes HIGH and CE<sub>2</sub> goes LOW simultaneously with  $\overline{WE} = V_{IH}$ , the output remains in a high impedance state. 43. The minimum write cycle pulse width should be equal to the sum of  $t_{HZWE}$  and  $t_{SD}$ . 44. During this period the I/Os are in output state. Do not apply input signals.



# **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X <sup>[45]</sup>	Х	Х	X <sup>[45]</sup>	X <sup>[45]</sup>	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[45]</sup>	L	Х	Х	X <sup>[45]</sup>	X <sup>[45]</sup>	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
X <sup>[45]</sup>	X <sup>[45]</sup>	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	L	Data Out (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	Н	Н	Х	Х	High Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O <sub>0</sub> –I/O <sub>7</sub> ); High Z (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	Н	L	Х	L	Н	High Z (I/O <sub>0</sub> –I/O <sub>7</sub> ); Data In (I/O <sub>8</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )


Note 45. The 'X' (Don't care) state for the chip enables and Byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



# **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type	Operating Range
45	2.2 V–3.6 V	CY62167GN30-45BVXI		48-ball VFBGA (6 × 8 × 1 mm),	Industrial
		CY62167GN30-45BVXIT		Package Code: BV48	
		CY62167GN30-45ZXI	51-85183	48-pin TSOP I (Pb-free)	
		CY62167GN30-45ZXIT			


#### **Ordering Code Definitions**








## **Package Diagrams**





51-85150 \*I

MARK, INDENTATION OR OTHER MEANS.



#### Package Diagrams (continued)




Figure 12.	48-pin TSOP I	$(12 \times 18.4 \times 1.0 \text{ mm})$	) Package Outline, 5	1-85183

SYMBOL	DIMENSIONS			
STINBOL	MIN.	NOM.	MAX.	
A	_	—	1.20	
A1	0.05	—	0.15	
A2	0.95	1.00	1.05	
b1	0.17	0.20	0.23	
b	0.17	0.22	0.27	
c1	0.10	-	0.16	
с	0.10	—	0.21	
D	20.00 BASIC			
D1	18.40 BASIC			
E	12.00 BASIC			
е	0.50 BASIC			
L	0.50	0.60	0.70	
θ	0°	—	8	
R	0.08	—	0.20	
N	48			

NOTES:

- DIMENSIONS ARE IN MILLIMETERS (mm).
  - PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).
- A PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK.
- TO BE DETERMINED AT THE SEATING PLANE C-. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.
- DIMENSIONS D1 AND E D0 NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.
- DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.
- DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.
- 10. JEDEC SPECIFICATION NO. REF: MO-142(D)DD.

51-85183 \*F



# Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
TSOP	Thin Small Outline Package
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

# **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μS	microsecond
mA	milliampere
mm	millimeter
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

	Document Title: CY62167GN30 MoBL, 16-Mbit (1M × 16/2M × 8) Static RAM Document Number: 002-28515					
Rev.	ECN No.	Submission Date	Description of Change			
**	6680984	09/24/2019	New data sheet.			
*A	6832216	03/16/2020	Updated Product Portfolio: Updated Note 5. Updated Electrical Characteristics: Updated Note 11. Updated Data Retention Characteristics: Updated Note 19. Updated to new template.			