

# Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

# Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

# Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



# CY7C1051H Automotive

# 8-Mbit (512K × 16) Static RAM

### Features

- AEC-Q100 qualified
- Temperature ranges □ Automotive-E: -40 °C to +125 °C
- High speed □ t<sub>AA</sub> = 10 ns
- Low active and standby currents
  - □  $I_{CC}$  = 90 mA typical □  $I_{SB2}$  = 20 mA typical
- 1.0 V data retention
- Automatic power-down when deselected
- Transistor-transistor logic (TTL)-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 44-pin thin small outline package (TSOP) II and 48-ball very fine-pitch ball grid array (VFBGA) package

### **Functional Description**


The CY7C1051H<sup>[1]</sup> is a high-performance CMOS fast static RAM automotive part with embedded ECC.

To write to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte LOW Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub>–I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub>–A<sub>18</sub>). If Byte HIGH Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub>–I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub>–A<sub>18</sub>).

To read from the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte LOW Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins appears on I/O<sub>0</sub>–I/O<sub>7</sub>. If Byte HIGH Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.

The input/output pins  $(I/O_0-I/O_{15})$  are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or a write operation (CE LOW, and WE LOW) is in progress.

The CY7C1051H is available in 44-pin TSOP II and 48-ball VFBGA package.



# Logic Block Diagram – CY7C1051H

#### Note

1. This device does not support automatic write-back on error detection.

Cypress Semiconductor Corporation Document Number: 001-87624 Rev. \*I

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600 Revised October 31, 2018



### Contents

Pin Configurations	
Product Portfolio	
Maximum Ratings	4
Operating Range	
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	


Ordering Information Ordering Code Definitions	
Package Diagrams	
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC® Solutions	17
Cypress Developer Community	17
Technical Support	





## **Pin Configurations**

### Figure 1. 48-ball FBGA Pinout (Top View) <sup>[2]</sup>



### Figure 2. 44-pin TSOP II Pinout

A0 🗖	•1	$\cup$	44	<b>A</b> 17
A1 🗖	2		43	<b>a</b> A16
A2 🗖	3		42	<b>a</b> A15
A3 🗖	4		41	I /OE
A4 🗖	5		40	/BHE
/CE 🗖	6		39	/BLE
I/O0 🗖	7		38	I/O15
I/O1 🗖	8		37	<b>I</b> /014
I/O2 🗖	9	44-pin TSOP II	36	I/O13
I/O3 🗖	10		35	<b>I</b> /012
VCC 🗖	11		34	VSS
VSS 🗖	12		33	VCC
I/O4 🗖	13		32	I/O11
I/O5 🗖	14		31	<b>I</b> /O10
I/O6 🗖	15		30	<b>I</b> /O9
I/07 🗖	16		29	<b>I</b> /O8
/WE 🗖	17		28	<b>a</b> A18
A5 🗖	18		27	<b>A</b> 14
A6 🗖	19		26	<b>=</b> A13
A7 🗖	20		25	<b>=</b> A12
A8 🗖	21		24	<b>A</b> 11
A9 🗖	22		23	<b>A</b> 10

### **Product Portfolio**

			V Banga (V)		Power Dissipation				
Product	Banga	Speed (ns)		Operating I <sub>CC</sub> , (mA)		Standby L (mA)			
	Floudet	Range	V <sub>CC</sub> Range (V)	Speed (IIS)	$\mathbf{r} = \mathbf{r}_{max}$		Standby, I <sub>SB2</sub> (mA)		
					Тур <sup>[3]</sup>	Мах	Тур <sup>[3]</sup>	Max	
	CY7C1051H	Automotive-E	2.2 V–3.6 V	10	90	160	20	50	

#### Notes

NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 3 V (for V<sub>CC</sub> range of 2.2 V–3.6 V), T<sub>A</sub> = 25 °C.



# CY7C1051H Automotive

### **Maximum Ratings**

Exceeding the maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied
Supply voltage on V_{CC} to relative GND $^{[4]}$ 0.5 V to +4.6 V
DC voltage applied to outputs in high-Z state $^{[4]}$ –0.3 V to V_{CC} + 0.3 V

DC input voltage <sup>[4]</sup>	–0.3 V to $V_{CC}$ + 0.3 V
Current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, Method 30	015)>2001 V
Latch-up current	> 200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Automotive-E	–40 °C to +125 °C	2.2 V to 3.6 V

### **DC Electrical Characteristics**

Over the Operating Range

Parameter	Description		Test Conditions		Automotive-E		Unit	
Parameter	Descri	ption	Test Conditio				onit	
V <sub>OH</sub>	Output HIGH	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = –1.0 mA		2	-	V	
	voltage	2.7 V to 3.0 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA		2.2	-	V	
		3.0 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA		2.4	-	V	
V <sub>OL</sub>	Output LOW	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA		-	0.4	V	
voltage	2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		-	0.4	V		
V <sub>IH</sub> Input HIGH	2.2 V to 2.7 V	-		2	V <sub>CC</sub> + 0.3	V		
	voltage	2.7 V to 3.6 V	-		2	V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW	2.2 V to 2.7 V	-		-0.3	0.6	V	
	voltage <sup>[4]</sup>	2.7 V to 3.6 V	-		-0.3	0.8	V	
I <sub>IX</sub>	Input leakage cur	rent	$GND \leq V_{IN} \leq V_{CC}$		-5	+5	μA	
I <sub>OZ</sub>	Output leakage c	urrent	GND <u>&lt;</u> V <sub>OUT</sub> <u>&lt;</u> V <sub>CC</sub> , Output d	lisabled	-5	+5	μA	
I <sub>CC</sub>	Operating supply current		V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA, CMOS levels	$f = f_{MAX} = 1/t_{RC}$	_	160	mA	
I <sub>SB1</sub>	Automatic CE power down current – TTL inputs		Max V <sub>CC</sub> , <u>CE</u> ≥ V <sub>IH</sub> , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MA</sub>	x	-	60	mA	
I <sub>SB2</sub>	Automatic CE pov current – CMOS i		$\begin{array}{l} \mbox{Max V}_{CC}, \ \overline{CE} \geq V_{CC} - 0.2 \ V, \\ \ V_{IN} \geq V_{CC} - 0.2 \ V \ \ or \ V_{IN} \leq 0.2 \end{array}$	2 V, f = 0	-	50	mA	




### Capacitance


Parameter <sup>[5]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 3.3 V	10	pF
C <sub>OUT</sub>	I/O capacitance		10	pF

### **Thermal Resistance**

Parameter <sup>[5]</sup>	Description	Test Conditions	44-pin TSOP II Package	48-ball VFBGA Package	Unit
- JA		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	66.96	31.50	°C/W
- 30	Thermal resistance (junction to case)		12.66	15.75	°C/W

### **AC Test Loads and Waveforms**





Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
V <sub>TH</sub>	1.5	V
V <sub>HIGH</sub>	3	V

#### Notes

- Tested initially and after any design or process changes that may affect these parameters.
   Full device AC operation assumes a 100-μs ramp time from 0 to V<sub>CC(min)</sub> and 100-μs wait time after V<sub>CC</sub> stabilization.




### **Data Retention Characteristics**

### Over the Operating Range

Parameter	Description	Conditions	Min	Max	Unit
V <sub>DR</sub>	$V_{CC}$ for data retention	_	1.0	-	V
I <sub>CCDR</sub>	Data retention current	$ \begin{array}{l} V_{CC} = V_{DR}, \overline{CE} \geq V_{CC} - 0.2 \text{ V}, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \text{ or } V_{IN} \leq 0.2 \text{ V} \end{array} $	-	50	mA
t <sub>CDR</sub> <sup>[7]</sup>	Chip deselect to data retention time	_	0	-	ns
t <sub>R</sub> <sup>[8]</sup>	Operation recovery time	V <sub>CC</sub> ≥ 2.2 V	10	_	ns

### **Data Retention Waveform**





#### Notes

Tested initially and after any design or process changes that may affect these parameters.
 Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> ≥ 100 μs or stable at V<sub>CC(min.)</sub> ≥ 100 μs.



### **AC Switching Characteristics**

Over the Operating Range

Parameter <sup>[9]</sup>	Description		-10	
Parameter	Description	Min	Min Max	
Read Cycle				
t <sub>power</sub> <sup>[10]</sup>	V <sub>CC</sub> (typical) to the First Access	100	-	μs
t <sub>RC</sub>	Read Cycle Time	10	-	ns
t <sub>AA</sub>	Address to Data Valid	-	10	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	-	ns
t <sub>ACE</sub>	CE LOW to Data Valid	-	10	ns
t <sub>DOE</sub>	OE LOW to Data Valid	-	5	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[11]</sup>	0	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [11, 12]	-	5	ns
t <sub>LZCE</sub>	CE LOW to Low Z [11]	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [11, 12]	-	5	ns
t <sub>PU</sub>	CE LOW to Power Up <sup>[13]</sup>	0	_	ns
t <sub>PD</sub>	CE HIGH to Power Down <sup>[13]</sup>	_	10	ns
t <sub>DBE</sub>	Byte Enable to Data Valid	_	5	ns
t <sub>LZBE</sub>	Byte Enable to Low Z <sup>[11]</sup>	0	_	ns
t <sub>HZBE</sub>	Byte Disable to High Z <sup>[11, 12]</sup>	_	6	ns
Write Cycle [14	, 15]		•	
t <sub>WC</sub>	Write Cycle Time	10	_	ns
t <sub>SCE</sub>	CE LOW to Write End	7	_	ns
t <sub>AW</sub>	Address Setup to Write End	7	_	ns
t <sub>HA</sub>	Address Hold from Write End	0	_	ns
t <sub>SA</sub>	Address Setup to Write Start	0	_	ns
t <sub>PWE</sub>	WE Pulse Width	7	_	ns
t <sub>SD</sub>	Data Setup to Write End		_	ns
t <sub>HD</sub>	Data Hold from Write End	0	_	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[11]</sup>	3	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [11, 12]	_	5	ns
t <sub>BW</sub>	Byte Enable to End of Write	7	_	ns

Notes

9. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V.
10. t<sub>POWER</sub> gives the minimum amount of time that the power supply must be at typical V<sub>CC</sub> values until the first memory access can be performed.
11. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZDE</sub> is less than t<sub>LZDE</sub>, t<sub>HZDE</sub> and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
12. t<sub>HZOE</sub>, t<sub>HZEE</sub>, t<sub>HZEE</sub>, t<sub>HZEE</sub> and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (d) of Figure 3 on page 5. Transition is measured when the outputs enter a high impedance state.


13. These parameters are guaranteed by design and are not tested.


The integrating etc and guarantee to yuesign and are not tested.
 The integrating etc and the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data setup and hold timing must refer to the leading edge of the signal that terminates the write.


15. The minimum write cycle time for Write Cycle No. 3 (WE Controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



### **Switching Waveforms**







#### Notes


- 16. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ . 17. WE is HIGH for Read cycle.

18. Address valid before or coincident with CE transition LOW.





### Switching Waveforms(continued)




#### Notes

- 19. The internal write time of the memory is defined by the overlap of  $\overline{WE} = V_{1L}$ ,  $\overline{CE} = V_{1L}$ , and  $\overline{BHE}$  or  $\overline{BLE} = V_{1L}$ . These signals must be LOW to initiate a write and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 20. Data I/O is in high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ . 21. During this period, the I/Os are in output state. Do not apply input signals.



### Switching Waveforms(continued)



#### Notes

 The minimum write pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
 The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub>, and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

- 24. Data I/O is in high impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ . 25. During this period the I/Os are in output state. Do not apply input signals.



### **Truth Table**

The truth table is as follows <sup>[26]</sup>:


CE	OE	WE	BLE	BHE	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> –I/O <sub>15</sub>	Mode	Power
Н	Х	Х	Х	Х	High-Z	High-Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )



### **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type	Operating Range
10	2.2 V–3.6 V	CY7C1051H30-10BV1XE	51-85150	48-ball VFBGA (6 × 8 × 1.0 mm) (Pb-free)	Automotive-E
		CY7C1051H30-10BV1XET			
	2.2 V–3.6 V	CY7C1051H30-10ZSXE	51-85087	44-pin TSOP II (Pb-free)	
		CY7C1051H30-10ZSXET			

### **Ordering Code Definitions**





### **Package Diagrams**




Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150

		DIMENSIONS	
SYMBOL	MIN.	NOM.	MAX.
А	-	-	1.00
A1	0.16	-	-
A2	-	-	0.81
D		8.00 BSC	
Е		6.00 BSC	
D1	5.25 BSC		
E1	3.75 BSC		
MD	8		
ME	6		
n		48	
Øb	0.25	0.30	0.35
еE	0.75 BSC		
eD	0.75 BSC		
SD	0.375 BSC		
SE		0.375 BSC	

NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-2009.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
- 4. eREPRESENTS THE SOLDER BALL GRID PITCH
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
   SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
   IN SITHE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- SD<sup>\*</sup> AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW.

"SD" = eD/2 AND "SE" = eE/2.

8. \*\*\* INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK. INDENTATION OR OTHER MEANS.


51-85150 \*I



### Package Diagrams(continued)

Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087

44 Lead TSOP TYPE II - STANDARD







### Acronyms

### Table 1. Acronyms Used in this Document

Acronym	Description	
BHE Byte High Enable		
BLE Byte Low Enable		
CE	Chip Enable	
CMOS	Complementary Metal Oxide Semiconductor	
I/O	Input/Output	
OE	Output Enable	
SRAM	Static Random Access Memory	
TTL	Transistor-Transistor Logic	
VFBGA	Very Fine-Pitch Ball Grid Array	
WE	Write Enable	

### **Document Conventions**

### Units of Measure

### Table 2. Units of Measure

Symbol	Unit of Measure	
°C	degree Celsius	
MHz	megahertz	
μA	microampere	
μs	microsecond	
mA	milliampere	
mm	millimeter	
ns	nanosecond	
Ω	ohm	
%	percent	
pF	picofarad	
V	volt	
W	watt	



## **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*C	4961297	NILE	10/13/2015	Changed status from Preliminary to Final.
*D	5303970	VINI	06/10/2016	Added Automotive-A Temperature Range related information in all instances across the document. Added 44-pin TSOP II Package related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated Package Diagrams: Added spec 51-85087 *E. Updated to new template. Completing Sunset Review.
*E	5333780	VINI	07/20/2016	Removed Automotive-A Temperature Range related information in all instances across the document. Removed 44-pin TSOP II Package related information in all instances across the document. Updated Features: Added "AEC-Q100 qualified". Updated Ordering Information: Updated part numbers. Updated Package Diagrams: Removed spec 51-85087 *E.
*F	5435305	VINI	09/13/2016	Updated Maximum Ratings: Updated Note 4 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Removed Operating Range "2.7 V to 3.6 V" and all values corresponding to V <sub>OH</sub> parameter. Included Operating Ranges "2.7 V to 3.0 V" and "3.0 V to 3.6 V" and all values corresponding to V <sub>OH</sub> parameter. Updated Ordering Information: Updated part numbers. Updated to new template.
*G	6012091	AESATMP9	01/03/2018	Updated logo and copyright.
*H	6183584	NILE	05/31/2018	Added 44-pin TSOP II Package related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated Package Diagrams: Added spec 51-85087 *E. Completing Sunset Review.
*	6352307	NILE	10/31/2018	Updated Thermal Resistance: Fixed typo (Replaced "48-pin TSOP II Package" with "44-pin TSOP II Package" in column heading). Updated Package Diagrams: spec 51-85150 – Changed revision from *H to *I.