

### CY7C1312KV18/CY7C1314KV18

## 18-Mbit QDR<sup>®</sup> II SRAM Two-Word Burst Architecture

### Features

- Separate independent read and write data ports
   Supports concurrent transactions
- 333 MHz clock for high bandwidth
- Two-word burst on all accesses
- Double-data rate (DDR) interfaces on both read and write ports (data transferred at 666 MHz) at 333 MHz
- Two input clocks (K and K) for precise DDR timing
  □ SRAM uses rising edges only
- Two input clocks for output data (C and C) to minimize clock skew and flight time mismatches
- Echo clocks (CQ and CQ) simplify data capture in high-speed systems
- Single multiplexed address input bus latches address inputs for both read and write ports
- Separate port selects for depth expansion
- Synchronous internally self-timed writes
- QDR<sup>®</sup> II operates with 1.5 cycle read latency when DOFF is asserted HIGH
- Operates similar to QDR I device with one cycle read latency when DOFF is asserted LOW
- Available in × 18, and × 36 configurations
- Full data coherency, providing most current data
- Core  $V_{DD}$  = 1.8 V (±0.1 V); I/O  $V_{DDQ}$  = 1.4 V to  $V_{DD}$ □ Supports both 1.5 V and 1.8 V I/O supply
- Available in 165-ball FBGA package (13 × 15 × 1.4 mm)
- Offered in both Pb-free and non Pb-free packages
- Variable drive HSTL output buffers
- JTAG 1149.1 compatible test access port
- PLL for accurate data placement

### Selection Guide

#### Description 333 MHz 300 MHz 250 MHz Unit MHz Maximum operating frequency 333 300 250 Maximum operating current × 18 690 640 560 mΑ × 36 840 780 670

# dependent read and write data ports

198 Champion Court

### Configurations

CY7C1312KV18 – 1M × 18 CY7C1314KV18 – 512K × 36

### **Functional Description**


The CY7C1312KV18, and CY7C1314KV18 are 1.8 V Synchronous Pipelined SRAMs, equipped with QDR II architecture. QDR II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR II architecture has separate data inputs and data outputs to completely eliminate the need to 'turnaround' the data bus that exists with common I/O devices. Access to each port is through a common address bus. Addresses for read and write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the QDR II read and write ports are completely independent of one another. To maximize data throughput, both read and write ports are equipped with DDR interfaces. Each address location is associated with two 18-bit words (CY7C1312KV18), or 36-bit words (CY7C1314KV18) that burst sequentially into or out of the device. Because data can be transferred into and out of the device on every rising edge of both input clocks (K and  $\overline{K}$  and C and  $\overline{C}$ ), memory bandwidth is maximized while simplifying system design by eliminating bus turnarounds.

Depth expansion is accomplished with port selects, which enables each port to operate independently.

All synchronous inputs pass through input registers controlled by the K or K input clocks. All data\_outputs pass through output registers controlled by the C or C (or K or K in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.


For a complete list of related documentation, click here.





### Logic Block Diagram – CY7C1312KV18

### Logic Block Diagram – CY7C1314KV18





### Contents

Pin Definitions       Functional Overview       Functional Overview         Read Operations       Functional Overview       Functional Overview         Read Operations       Functional Overview       Functional Overview         Write Operations       Functional Overview       Functional Overview         Byte Write Operations       Functional Overview       Functional Overview         Single Clock Mode       Functional Overview       Functional Overview         Concurrent Transactions       Functional Overview       Functional Overview         Depth Expansion       Functional Overview       Functional Overview         Programmable Impedance       Functional Overview       Functional Overview         PLL       Functional Overview       Functional Overview       Functional Overview         Application Example       Functional Overview       Functional Overview       Functional Overview         Truth Table       Functional Overview       Functional Overview       Functional Overview       Functional Overview         Write Cycle Descriptions       Functional Overview       Functional Overview       Functional Overview       Functional Overview         IEEE 1149.1 Serial Boundary Scan (JTAG)       Functional Overview       Functional Overview       Functional Overview       Functional Overview         TAP Regist
Read Operations       6         Write Operations       7         Byte Write Operations       7         Single Clock Mode       7         Concurrent Transactions       7         Depth Expansion       7         Programmable Impedance       7         Echo Clocks       7         PLL       7         Application Example       8         Truth Table       9         Write Cycle Descriptions       9         Write Cycle Descriptions       10         IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Test Access Port       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
Write Operations       6         Byte Write Operations       7         Single Clock Mode       7         Concurrent Transactions       7         Depth Expansion       7         Programmable Impedance       7         Echo Clocks       7         PLL       7         Application Example       8         Truth Table       9         Write Cycle Descriptions       9         Write Cycle Descriptions       10         IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
Byte Write Operations       7         Single Clock Mode       7         Concurrent Transactions       7         Depth Expansion       7         Programmable Impedance       7         Echo Clocks       7         PLL       7         Application Example       8         Truth Table       9         Write Cycle Descriptions       9         Write Cycle Descriptions       10         IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
Single Clock Mode       7         Concurrent Transactions       7         Depth Expansion       7         Programmable Impedance       7         Echo Clocks       7         PLL       7         Application Example       8         Write Cycle Descriptions       9         Write Cycle Descriptions       10         IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
Concurrent Transactions 7 Depth Expansion 7 Programmable Impedance 7 Echo Clocks 7 PLL 7 Application Example 8 Write Cycle Descriptions 9 Write Cycle Descriptions 9 Write Cycle Descriptions 10 IEEE 1149.1 Serial Boundary Scan (JTAG) 11 Disabling the JTAG Feature 11 Test Access Port 11 Performing a TAP Reset 11 TAP Registers 11 TAP Instruction Set 11
Depth Expansion       7         Programmable Impedance       7         Echo Clocks       7         PLL       7         Application Example       8         Truth Table       9         Write Cycle Descriptions       9         Write Cycle Descriptions       10         IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Test Access Port       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
Programmable Impedance       7         Echo Clocks       7         PLL       7         Application Example       8         Truth Table       9         Write Cycle Descriptions       9         Write Cycle Descriptions       10         IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Test Access Port       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
Echo Clocks       7         PLL       7         Application Example       7         Truth Table       8         Write Cycle Descriptions       9         Write Cycle Descriptions       10         IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Test Access Port       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
PLL       7         Application Example       8         Truth Table       9         Write Cycle Descriptions       9         Write Cycle Descriptions       10         IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Test Access Port       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
Application Example       8         Truth Table       9         Write Cycle Descriptions       10         IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Test Access Port       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
Truth Table       9         Write Cycle Descriptions       9         Write Cycle Descriptions       10         IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Test Access Port       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
Write Cycle Descriptions       9         Write Cycle Descriptions       10         IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Test Access Port       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
Write Cycle Descriptions       10         IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Test Access Port       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
IEEE 1149.1 Serial Boundary Scan (JTAG)       11         Disabling the JTAG Feature       11         Test Access Port       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
Disabling the JTAG Feature
Test Access Port       11         Performing a TAP Reset       11         TAP Registers       11         TAP Instruction Set       11
Performing a TAP Reset11 TAP Registers11 TAP Instruction Set11
TAP Registers11 TAP Instruction Set11
TAP Instruction Set11
TAD Operating Upper Otate Discussion 40
TAP Controller State Diagram13
TAP Controller Block Diagram14
TAP Electrical Characteristics14
TAP AC Switching Characteristics15
TAP Timing and Test Conditions16
Identification Register Definitions

Instruction Codes	17
Boundary Scan Order	18
Power Up Sequence in QDR II SRAM	19
Power Up Sequence	
PLL Constraints	
Maximum Ratings	20
Operating Range	
Neutron Soft Error Immunity	
Electrical Characteristics	
DC Electrical Characteristics	20
AC Electrical Characteristics	22
Capacitance	22
Thermal Resistance	22
AC Test Loads and Waveforms	22
Switching Characteristics	23
Switching Waveforms	25
Ordering Information	26
Ordering Code Definitions	26
Package Diagram	27
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	29
Sales, Solutions, and Legal Information	31
Worldwide Sales and Design Support	31
Products	31
PSoC® Solutions	31
Cypress Developer Community	31
Technical Support	31



### **Pin Configurations**

The pin configurations for CY7C1312KV18, and CY7C1314KV18 follow.  $\ensuremath{^{[1]}}$ 

	CY7C1312KV18 (1M × 18)											
	1	2	3	4	5	6	7	8	9	10	11	
Α	CQ	NC/144M	NC/36M	WPS	BWS <sub>1</sub>	ĸ	NC/288M	RPS	А	NC/72M	CQ	
В	NC	Q9	D9	А	NC	К	BWS <sub>0</sub>	А	NC	NC	Q8	
С	NC	NC	D10	$V_{SS}$	А	А	А	$V_{SS}$	NC	Q7	D8	
D	NC	D11	Q10	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	NC	NC	D7	
E	NC	NC	Q11	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DDQ}$	NC	D6	Q6	
F	NC	Q12	D12	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	NC	NC	Q5	
G	NC	D13	Q13	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	NC	NC	D5	
н	DOFF	$V_{REF}$	V <sub>DDQ</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ	
J	NC	NC	D14	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	NC	Q4	D4	
К	NC	NC	Q14	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	NC	D3	Q3	
L	NC	Q15	D15	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{DDQ}$	NC	NC	Q2	
м	NC	NC	D16	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	$V_{SS}$	NC	Q1	D2	
Ν	NC	D17	Q16	$V_{SS}$	А	А	А	$V_{SS}$	NC	NC	D1	
Р	NC	NC	Q17	А	А	С	А	А	NC	D0	Q0	
R	TDO	ТСК	А	А	А	C	А	А	А	TMS	TDI	

### Figure 1. 165-ball FBGA (13 × 15 × 1.4 mm) pinout

#### CY7C1314KV18 (512K × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/288M	NC/72 M	WPS	BWS <sub>2</sub>	ĸ	BWS <sub>1</sub>	RPS	NC/36M	NC/144M	CQ
В	Q27	Q18	D18	А	BWS <sub>3</sub>	К	BWS <sub>0</sub>	А	D17	Q17	Q8
С	D27	Q28	D19	V <sub>SS</sub>	А	А	А	V <sub>SS</sub>	D16	Q7	D8
D	D28	D20	Q19	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	Q16	D15	D7
E	Q29	D29	Q20	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	Q15	D6	Q6
F	Q30	Q21	D21	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	D14	Q14	Q5
G	D30	D22	Q22	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	Q13	D13	D5
н	DOFF	V <sub>REF</sub>	V <sub>DDQ</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
J	D31	Q31	D23	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	D12	Q4	D4
к	Q32	D32	Q23	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	Q12	D3	Q3
L	Q33	Q24	D24	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	D11	Q11	Q2
М	D33	Q34	D25	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	D10	Q1	D2
N	D34	D26	Q25	V <sub>SS</sub>	А	А	А	V <sub>SS</sub>	Q10	D9	D1
Р	Q35	D35	Q26	А	А	С	А	А	Q9	D0	Q0
R	TDO	ТСК	А	А	А	C	А	А	Α	TMS	TDI

Note 1. NC/36M, NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level.



### **Pin Definitions**

Pin Name	I/O	Pin Description
D <sub>[x:0]</sub>	Input- synchronous	<b>Data Input Signals</b> . Sampled on the rising edge of K and $\overline{K}$ clocks during valid write operations. CY7C1312KV18 – D <sub>[17:0]</sub> CY7C1314KV18 – D <sub>[35:0]</sub>
WPS	Input- synchronous	<b>Write Port Select</b> – <b>Active LOW</b> . Sampled on the rising edge of the K clock. When asserted active, a write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores $D_{[x:0]}$ .
BWS <sub>0</sub> , BWS <sub>1</sub> , BWS <sub>2</sub> , BWS <sub>3</sub>	Input- synchronous	<b>Byte Write Select 0, 1, 2, and 3</b> – <b>Active LOW</b> . Sampled on the rising edge of the K and $\overline{K}$ clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1312KV18 – BWS <sub>0</sub> controls D <sub>[8:0]</sub> and BWS <sub>1</sub> controls D <sub>[17:9]</sub> . CY7C1314KV18 – BWS <sub>0</sub> controls D <sub>[8:0]</sub> , BWS <sub>1</sub> controls D <sub>[17:9]</sub> , BWS <sub>2</sub> controls D <sub>[26:18]</sub> and BWS <sub>3</sub> controls D <sub>[35:27]</sub> . All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select ignores the corresponding byte of data and it is not written into the device.
A	Input- synchronous	<b>Address Inputs</b> . Sampled on the rising edge of the K (read address) and $\overline{K}$ (write address) clocks during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 1M × 18 (2 arrays each of 512K × 18) for CY7C1312KV18, and 512K × 36 (2 arrays each of 256K × 36) for CY7C1314KV18. Therefore, only 19 address inputs are needed to access the entire memory array of CY7C1312KV18, and 18 address inputs for CY7C1314KV18. These inputs are ignored when the appropriate port is deselected.
Q <sub>[x:0]</sub>	Output- synchronous	<b>Data Output Signals</b> . These pins drive out the requested data during a read operation. Valid data is driven out on the rising edge of the C and C clocks during read operations, or K and K when in single clock mode. When the read port is deselected, $Q_{[x:0]}$ are automatically tristated. CY7C1312KV18 - $Q_{[17:0]}$ CY7C1314KV18 - $Q_{[35:0]}$
RPS	Input- synchronous	<b>Read Port Select</b> – <b>Active LOW</b> . Sampled on the rising edge of positive input clock (K). When active, a read operation is initiated. Deasserting deselects the read port. When deselected, the pending access is allowed to complete and the output drivers are automatically tristated following the next rising edge of the C clock. Each read access consists of a burst of two sequential transfers.
С	Input clock	<b>Positive Input Clock for Output Data</b> . C is used in conjunction with $\overline{C}$ to clock out the read data from the device. Use C and $\overline{C}$ together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 8 for further details.
C	Input clock	<b>Negative Input Clock for Output Data</b> . $\overline{C}$ is used in conjunction with C to clock out the read data from the device. Use C and $\overline{C}$ together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 8 for further details.
к	Input clock	<b>Positive Input Clock Input</b> . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode. All accesses are initiated on the rising edge of K.
ĸ	Input clock	<b>Negative Input Clock Input</b> . $\overline{K}$ is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[x:0]}$ when in single clock mode.
CQ	Echo clock	<b>CQ Referenced with respect to C</b> . This is a free running clock and is synchronized to the input clock for output data (C) of the QDR II. In single clock mode, CQ is generated with respect to K. The timing for the echo clocks is shown in Switching Characteristics on page 23.
CQ	Echo clock	<b>CQ</b> Referenced with respect to $\overline{C}$ . This is a free running clock and is synchronized to the input clock for output data ( $\overline{C}$ ) of the QDR II. In single clock mode, $\overline{CQ}$ is generated with respect to $\overline{K}$ . The timing for the echo clocks is shown in the Switching Characteristics on page 23.
ZQ	Input	<b>Output Impedance Matching Input</b> . This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and $Q_{[x:0]}$ output impedance are set to 0.2 × RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, connect this pin directly to V <sub>DDQ</sub> , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.



### **Pin Definitions**

Pin Name	I/O	Pin Description
DOFF	Input	<b>PLL Turn Off</b> – <b>Active LOW</b> . Connecting this pin to ground turns off the PLL inside the device. The timing in the operation with the PLL turned off differs from those listed in this data sheet. For normal operation, connect this pin to a pull-up through a 10 k $\Omega$ or less pull-up resistor. The device behaves in QDR I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with QDR I timing.
TDO	Output	TDO pin for JTAG.
ТСК	Input	TCK pin for JTAG.
TDI	Input	TDI pin for JTAG.
TMS	Input	TMS pin for JTAG.
NC	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/36M	Input	Not Connected to the Die. Can be tied to any voltage level.
NC/72M	Input	Not Connected to the Die. Can be tied to any voltage level.
NC/144M	Input	Not Connected to the Die. Can be tied to any voltage level.
NC/288M	Input	Not Connected to the Die. Can be tied to any voltage level.
V <sub>REF</sub>	Input- reference	Reference Voltage Input. Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V <sub>DD</sub>	Power supply	Power Supply Inputs to the core of the device.
V <sub>SS</sub>	Ground	Ground for the device.
V <sub>DDQ</sub>	Power supply	Power Supply Inputs for the outputs of the device.

### **Functional Overview**

The CY7C1312KV18, and CY7C1314KV18 are synchronous pipelined Burst SRAMs with a read port and a write port. The read port is dedicated to read operations and the write port is dedicated to write operations. Data flows into the SRAM through the write port and flows out through the read port. These devices multiplex the address inputs to minimize the number of address pins required. By having separate read and write ports, the QDR II completely eliminates the need to turn around the data bus and avoids any possible data contention, thereby simplifying system design. Each access consists of two 18-bit data transfers in the case of CY7C1312KV18, and two 36-bit data transfers in the case of CY7C1314KV18 in one clock cycle.

This device operates with a read latency of one and half cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to  $V_{SS}$  then the device behaves in QDR I mode with a read latency of one clock cycle.

Accesses for both ports are initiated on the rising edge of the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and K) and all output timing is referenced to the output clocks (C and C, or K and K when in single clock mode).

All synchronous data inputs (D<sub>[x:0]</sub>) pass through input registers controlled by the input clocks (K and K). All synchronous data outputs (Q<sub>[x:0]</sub>) pass through output registers controlled by the rising edge of the output clocks (C and C, or K and K when in single clock mode).

All synchronous control ( $\overline{RPS}$ ,  $\overline{WPS}$ ,  $\overline{BWS}_{[x:0]}$ ) inputs pass through input <u>registers</u> controlled by the rising edge of the input clocks (K and K).

CY7C1312KV18 is described in the following sections. The same basic descriptions apply to CY7C1314KV18.

#### **Read Operations**

The CY7C1312KV18 is organized internally as two arrays of 512K × 18. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting RPS active at the rising edge of the positive input clock (K). The address is latched on the rising edge of the K clock. The address presented to the address inputs is stored in the read address register. Following the next K clock rise, the corresponding lowest order 18-bit word of data is driven onto the  $Q_{[17:0]}$  using C as the output timing reference. On the subsequent rising edge of C, the next 18-bit data word is driven onto the  $Q_{[17:0]}$ . The requested data is valid 0.45 ns from the rising edge of the output clock (C and C or K and K when in single clock mode).

Synchronous internal circuitry automatically tristates the outputs following the next rising edge of the output clocks (C/C). This enables for a seamless transition between devices without the insertion of wait states in a depth expanded memory.

#### Write Operations

Write operations are initiated by asserting WPS active at the rising edge of the positive input clock (K). On the same K clock rise the data presented to  $D_{[17:0]}$  is latched and stored into the lower 18-bit write data register, provided BWS<sub>[1:0]</sub> are both asserted active. On the subsequent rising edge of the negative input clock (K), the address is latched and the information presented to  $D_{[17:0]}$  is also stored into the write data register, provided BWS<sub>[1:0]</sub> are both asserted active. The 36 bits of data are then written into the memory array at the specified location.



When deselected, the write port ignores all inputs after the pending write operations are completed.

#### **Byte Write Operations**

Byte write operations are supported by the CY7C1312KV18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by  $BWS_0$  and  $BWS_1$ , which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the Byte write select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature is used to simplify read, modify, or write operations to a byte write operation.

#### Single Clock Mode

The CY7C1312KV18 is used with a single clock that controls both the input and output registers. In this mode the device recognizes only a single pair of input clocks (K and K) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the K/K and  $C/\overline{C}$  clocks. All timing parameters remain the same in this mode. To use this mode of operation, the user must tie C and  $\overline{C}$  HIGH at power on. This function is a strap option and not alterable during device operation.

#### **Concurrent Transactions**

The read and write ports on the CY7C1312KV18 operate completely independently of one another. As each port latches the address inputs on different clock edges, the user can read or write to any location, regardless of the transaction on the other port. The user can start reads and writes in the same clock cycle. If the ports access the same location at the same time, the SRAM delivers the most recent information associated with the specified address location. This includes forwarding data from a write cycle that was initiated on the previous K clock rise.

#### **Depth Expansion**

The CY7C1312KV18 has a port select input for each port. This enables for easy depth expansion. Both port selects are sampled

on the rising edge of the positive input clock only (K). Each port select input can deselect the specified port. Deselecting a port does not affect the other port. All pending transactions (read and write) are completed before the device is deselected.

#### Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V<sub>SS</sub> to enable the SRAM to adjust its output driver impedance. The value of RQ must be 5 × the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175  $\Omega$  and 350  $\Omega$ , with V<sub>DDQ</sub> = 1.5 V. The output impedance is adjusted every 1024 cycles upon power up to account for drifts in supply voltage and temperature.

#### Echo Clocks

Echo clocks are provided on the QDR II to simplify data capture on high speed systems. Two echo clocks are generated by the QDR II. CQ is referenced with respect to C and CQ is referenced with respect to C. These are free running clocks and are synchronized to the output clock of the QDR II. In the single clock mode, CQ is generated with respect to K and CQ is generated with respect to K. The timing for the echo clocks is shown in Switching Characteristics on page 23.

#### PLL


These chips use a PLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power up, when the DOFF is tied HIGH, the PLL is locked after 20  $\mu$ s of stable clock. The PLL can also be reset by slowing or stopping the input clocks K and K for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock to the desired frequency. The PLL automatically locks 20  $\mu$ s after a stable clock is presented. The PLL may be disabled by applying ground to the DOFF pin. When the PLL is turned off, the device behaves in QDR I mode (with one cycle latency and a longer access time).



### **Application Example**

Figure 2 shows two QDR II used in an application.

Figure 2. Application Example (Width Expansion)





### **Truth Table**

The truth table for CY7C1312KV18, and CY7C1314KV18 are as follows. <sup>[2, 3, 4, 5, 6, 7]</sup>

Operation	к	RPS	WPS	DQ	DQ
Write cycle: Load address on the rising edge of $\overline{K}$ ; input write data on K and K rising edges.	L–H	Х	L	D(A + 0) at K(t) ↑	D(A + 1) at K(t) ↑
Read cycle: Load address on the rising edge of K; wait one and a half cycle; read data on C and C rising edges.	L–H	L	Х	$Q(A + 0)$ at $\overline{C}(t + 1)$ $\uparrow$	Q(A + 1) at C(t + 2) ↑
NOP: No operation	L–H	Н		D = X Q = High Z	D = X Q = High Z
Standby: Clock stopped	Stopped	Х	Х	Previous state	Previous state

### Write Cycle Descriptions

The write cycle description table for CY7C1312KV18 are as follows. <sup>[2, 8]</sup>


BWS <sub>0</sub>	BWS <sub>1</sub>	κ	ĸ	Comments
L	L	L–H	Ι	During the data portion of a write sequence: CY7C1312KV18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	L	Ι	L–H	During the data portion of a write sequence: CY7C1312KV18 – both bytes ( $D_{[17:0]}$ ) are written into the device.
L	Н	L–H	_	During the data portion of a write sequence: CY7C1312KV18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device, $D_{[17:9]}$ remains unaltered.
L	Н	-	L–H	During the data portion of a write sequence: CY7C1312KV18 – only the lower byte ( $D_{[8:0]}$ ) is written into the device, $D_{[17:9]}$ remains unaltered.
н	L	L-H	-	During the data portion of a write sequence: CY7C1312KV18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
н	L	-	L–H	During the data portion of a write sequence: CY7C1312KV18 – only the upper byte ( $D_{[17:9]}$ ) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	-	No data is written into the devices during this portion of a write operation.
Н	Н	-	L–H	No data is written into the devices during this portion of a write operation.

#### Notes

Notes
2. X = 'Don't Care', H = Logic HIGH, L = Logic LOW, <sup>↑</sup> represents rising edge.
3. Device powers up deselected with the outputs in a tristate condition.
4. 'A' represents address location latched by the devices when transaction was initiated. A + 0, A + 1 represents the internal address sequence in the burst.
5. 't' represents the cycle at which a read/write operation is started. t + 1, and t + 2 are the first, and second clock cycles respectively succeeding the 't' clock cycle.
6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.
7. Ensure that when the clock is stopped K = K and C = C = HIGH. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.

symmetrically.

8. Is based on a write cycle that was initiated in accordance with the Truth Table.  $\overline{BWS}_0$ ,  $\overline{BWS}_1$ ,  $\overline{BWS}_2$ , and  $\overline{BWS}_3$  can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.





### Write Cycle Descriptions

The write cycle for CY7C1314KV18 is as follows. <sup>[9, 10]</sup>

BWS <sub>0</sub>	BWS <sub>1</sub>	BWS <sub>2</sub>	BWS <sub>3</sub>	Κ	ĸ	Comments		
L	L	L	L	L–H	Ι	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.		
L	L	L	L	Ι	L–H	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.		
L	Η	Η	Η	L–H	Ι	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.		
L	Η	Η	Η	Ι	L–H	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.		
Н	L	Η	Η	L–H	Ι	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into t device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.		
Н	L	Η	Η	Ι	L–H	During the data portion of a write sequence, only the byte (D <sub>[17:9]</sub> ) is written into the device. D <sub>[8:0]</sub> and D <sub>[35:18]</sub> remains unaltered.		
Н	H	L	Η	L–H	Ι	During the data portion of a write sequence, only the byte ( $D_{[26:18]}$ ) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.		
Н	H	L	H	Ι	L–H	During the data portion of a write sequence, only the byte ( $D_{[26:18]}$ ) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.		
Н	Н	Η	L	L–H	Ι	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written in the device. $D_{[26:0]}$ remains unaltered.		
Н	Η	Η	L	-	L–H	During the data portion of a write sequence, only the byte ( $D_{[35:27]}$ ) is written into the device. $D_{[26:0]}$ remains unaltered.		
Н	Н	Н	Н	L–H	-	No data is written into the device during this portion of a write operation.		
Н	Н	Н	Н	-	L–H	No data is written into the device during this portion of a write operation.		

Notes
9. X = 'Don't Care', H = Logic HIGH, L = Logic LOW, ↑represents rising edge.
10. Is based on a write cycle that was initiated in accordance with the Truth Table on page 9. BWS<sub>0</sub>, BWS<sub>1</sub>, BWS<sub>2</sub>, and BWS<sub>3</sub> can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.



### IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan test access port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8 V I/O logic levels.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V<sub>DD</sub> through a pull-up resistor. TDO must be left unconnected. Upon powerup, the device comes up in a reset state, which does not interfere with the operation of the device.

#### **Test Access Port**

#### Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 13. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

#### Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

#### Performing a TAP Reset

A Reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and is performed when the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### Instruction Register

Three-bit instructions are serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 14. Upon powerup, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to enable fault isolation of the board level serial test path.

#### **Bypass Register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions are used to capture the contents of the input and output ring.

The Boundary Scan Order on page 18 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17.

#### **TAP Instruction Set**

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 17. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.



#### IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at powerup or whenever the TAP controller is supplied a test-logic-reset state.

#### SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is supplied during the Update IR state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

#### EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #47. When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High Z condition.

This bit is set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set LOW to enable the output when the device is powered up, and also when the TAP controller is in the test-logic-reset state.


#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




### **TAP Controller State Diagram**

The state diagram for the TAP controller is as follows. <sup>[11]</sup>





### **TAP Controller Block Diagram**



### **TAP Electrical Characteristics**

Over the Operating Range

Parameter [12, 13, 14]	Description	Test Conditions	Min	Мах	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -2.0 mA	1.4	-	V
V <sub>OH2</sub>	Output HIGH voltage	I <sub>OH</sub> = -100 μA	1.6	-	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 2.0 mA	-	0.4	V
V <sub>OL2</sub>	Output LOW voltage	I <sub>OL</sub> = 100 μA	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage	_	$0.65 \times V_{DD}$	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	_	-0.3	$0.35 \times V_{DD}$	V
I <sub>X</sub>	Input and output load current	$GND \le V_I \le V_{DD}$	-5	5	μA

#### Notes

- 12. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics on page 20.
- 13. Overshoot:  $V_{IH}(AC) < V_{DDQ} + 0.85$  V (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL}(AC) > -1.5$  V (Pulse width less than  $t_{CYC}/2$ ). 14. All voltage referenced to Ground.



### **TAP AC Switching Characteristics**

Over the Operating Range


<sup>, 16]</sup> Description	Min	Max	Unit
TCK Clock Cycle Time	50	_	ns
TCK Clock Frequency	-	20	MHz
TCK Clock HIGH	20	-	ns
TCK Clock LOW	20	-	ns
	·		
TMS Setup to TCK Clock Rise	5	-	ns
TDI Setup to TCK Clock Rise	5	-	ns
Capture Setup to TCK Rise	5	-	ns
	·		
TMS Hold after TCK Clock Rise	5	-	ns
TDI Hold after Clock Rise	5	-	ns
Capture Hold after Clock Rise	5	-	ns
	·		
TCK Clock LOW to TDO Valid	-	10	ns
TCK Clock LOW to TDO Invalid	0	_	ns
	TCK Clock Cycle Time         TCK Clock Frequency         TCK Clock HIGH         TCK Clock LOW         TMS Setup to TCK Clock Rise         TDI Setup to TCK Clock Rise         Capture Setup to TCK Rise         TDI Hold after TCK Clock Rise         TDI Hold after Clock Rise         TCK Clock LOW to TDO Valid	TCK Clock Cycle Time       50         TCK Clock Frequency       -         TCK Clock HIGH       20         TCK Clock LOW       20         TMS Setup to TCK Clock Rise       5         TDI Setup to TCK Clock Rise       5         Capture Setup to TCK Rise       5         TMS Hold after TCK Clock Rise       5         TDI Hold after Clock Rise       5         TDI Hold after Clock Rise       5         TCH Hold after Clock Rise       5         TCK Clock LOW to TDO Valid       -	TCK Clock Cycle Time50-TCK Clock Frequency-20TCK Clock HIGH20-TCK Clock LOW20-TMS Setup to TCK Clock Rise5-TDI Setup to TCK Clock Rise5-Capture Setup to TCK Clock Rise5-TMS Hold after Clock Rise5-TDI Hold after Clock Rise5-TCK Clock LOW to TDO Valid-10


<sup>15.</sup> t<sub>CS</sub> and t<sub>CH</sub> refer to the setup and hold time requirements of latching data from the boundary scan register. 16. Test conditions are specified using the load in TAP AC Test Conditions. t<sub>R</sub>/t<sub>F</sub> = 1 ns.



### **TAP Timing and Test Conditions**

Figure 3 shows the TAP timing and test conditions. <sup>[17]</sup>







### **Identification Register Definitions**

Instruction Field	Va	lue	- Description	
	CY7C1312KV18	CY7C1314KV18		
Revision number (31:29)	000	000	Version number.	
Cypress device ID (28:12)	11010011010010101	11010011010100101	Defines the type of SRAM.	
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.	
ID register presence (0)	1	1	Indicates the presence of an ID register.	

### **Scan Register Sizes**

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary scan	107

### Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.



### **Boundary Scan Order**

Bit #	Bump ID	Bit #	Bump ID	Bit #	Bump ID	Bit #	Bump ID
0	6R	28	10G	56	6A	84	2J
1	6P	29	9G	57	5B	85	3K
2	6N	30	11F	58	5A	86	3J
3	7P	31	11G	59	4A	87	2K
4	7N	32	9F	60	5C	88	1K
5	7R	33	10F	61	4B	89	2L
6	8R	34	11E	62	3A	90	3L
7	8P	35	10E	63	1H	91	1M
8	9R	36	10D	64	1A	92	1L
9	11P	37	9E	65	2B	93	3N
10	10P	38	10C	66	3B	94	3M
11	10N	39	11D	67	1C	95	1N
12	9P	40	9C	68	1B	96	2M
13	10M	41	9D	69	3D	97	3P
14	11N	42	11B	70	3C	98	2N
15	9M	43	11C	71	1D	99	2P
16	9N	44	9B	72	2C	100	1P
17	11L	45	10B	73	3E	101	3R
18	11M	46	11A	74	2D	102	4R
19	9L	47	Internal	75	2E	103	4P
20	10L	48	9A	76	1E	104	5P
21	11K	49	8B	77	2F	105	5N
22	10K	50	7C	78	3F	106	5R
23	9J	51	6C	79	1G	L	1
24	9K	52	8A	80	1F		
25	10J	53	7A	81	3G		
26	11J	54	7B	82	2G		
27	11H	55	6B	83	1J		



### Power Up Sequence in QDR II SRAM


QDR II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

#### **Power Up Sequence**

- Apply power and drive DOFF either HIGH or LOW (All other inputs can be HIGH or LOW).
- □ Apply V<sub>DD</sub> before V<sub>DDQ</sub>.
   □ Apply V<sub>DDQ</sub> before V<sub>REF</sub> or at the same time as V<sub>REF</sub>.
   □ Drive DOFF HIGH.
- Provide stable DOFF (HIGH), power and clock (K, K) for 20 μs to lock the PLL.

#### **PLL Constraints**

- PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as t<sub>KC Var</sub>
- The PLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20 µs of stable clock to relock to the desired clock frequency.



#### Figure 4. Power Up Waveforms



### Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage on $V_{DD}$ relative to GND–0.5 V to +2.9 V
Supply voltage on $V_{DDQ}$ relative to GND $\ldots\ldots$ –0.5 V to +V_{DD}
DC applied to outputs in High Z–0.5 V to $V_{\text{DDQ}}$ + 0.5 V
DC input voltage <sup>[18]</sup> –0.5 V to $V_{DD}$ + 0.5 V
Current into outputs (LOW)20 mA
Static discharge voltage (MIL-STD-883, M. 3015)> 2001 V Latch up current> 200 mA

### **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	<b>V<sub>DD</sub></b> <sup>[19]</sup>	<b>V<sub>DDQ</sub></b> <sup>[19]</sup>
Commercial	0 °C to +70 °C	1.8 ± 0.1 V	1.4 V to $V_{DD}$
Industrial	–40 °C to +85 °C		

### **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit			
LSBU	Logical single-bit upsets	25 °C	197	216	FIT/ Mb			
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb			
SEL	Single event latch up	85 °C	0	0.1	FIT/ Dev			
* No LMBU or SEL events occurred during testing; this column represents a								

statistical  $\chi^2$ , 95% confidence limit calculation. For more details, refer to application note, Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates - AN54908.

### **Electrical Characteristics**

Over the Operating Range

#### **DC Electrical Characteristics**

#### Over the Operating Range

Parameter <sup>[20]</sup>	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>DD</sub>	Power supply voltage	_	1.7	1.8	1.9	V
V <sub>DDQ</sub>	I/O supply voltage	_	1.4	1.5	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH voltage	Note 21	$V_{DDQ}/2 - 0.12$	-	$V_{DDQ}/2 + 0.12$	V
V <sub>OL</sub>	Output LOW voltage	Note 22	$V_{DDQ}/2 - 0.12$	-	$V_{DDQ}/2 + 0.12$	V
V <sub>OH(LOW)</sub>	Output HIGH voltage	I <sub>OH</sub> = –0.1 mA, nominal impedance	V <sub>DDQ</sub> - 0.2	-	V <sub>DDQ</sub>	V
V <sub>OL(LOW)</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA, nominal impedance	V <sub>SS</sub>	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage	_	V <sub>REF</sub> + 0.1	Ι	V <sub>DDQ</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	_	-0.3	-	V <sub>REF</sub> – 0.1	V
Ι <sub>X</sub>	Input leakage current	$GND \leq V_I \leq V_{DDQ}$	-5	-	5	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_I \leq V_{DDQ,}$ output disabled	-5	_	5	μA
V <sub>REF</sub>	Input reference voltage <sup>[23]</sup>	Typical value = 0.75 V	0.68	0.75	0.95	V

#### Notes

18. Overshoot:  $V_{IH(AC)} < V_{DDQ} + 0.85 V$  (Pulse width less than  $t_{CYC}/2$ ), Undershoot:  $V_{IL(AC)} > -1.5 V$  (Pulse width less than  $t_{CYC}/2$ ). 19. Powerup: Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .

20. All voltage referenced to Ground.

- 21. Output are impedance controlled.  $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$  for values of 175  $\Omega \le RQ \le 350 \Omega$ . 22. Output are impedance controlled.  $I_{OL} = (V_{DDQ}/2)/(RQ/5)$  for values of 17 5  $\Omega \le RQ \le 350 \Omega$ . 23.  $V_{REF(min)} = 0.68$  V or 0.46  $V_{DDQ}$ , whichever is larger,  $V_{REF(max)} = 0.95$  V or 0.54  $V_{DDQ}$ , whichever is smaller.



### Electrical Characteristics (continued)

Over the Operating Range

### DC Electrical Characteristics (continued)

Over the Operating Range

Parameter <sup>[20]</sup>	Description	Test Condi	tions		Min	Тур	Max	Unit
I <sub>DD</sub> <sup>[24]</sup>	V <sub>DD</sub> operating supply	$V_{DD} = Max, I_{OUT} = 0 mA,$	333 MHz	(× 18)	-	_	690	mA
		$f = f_{MAX} = 1/t_{CYC}$		(× 36)	-	-	840	
			300 MHz	(× 18)	-	-	640	mA
				(× 36)	-	-	780	
			250 MHz	(× 18)	-	-	560	mA
				(× 36)	-	-	670	
I <sub>SB1</sub>	Automatic power down Max V <sub>DD</sub> ,		333 MHz	(× 18)	-	-	270	mA
	current	both ports deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$		(× 36)	-	-	270	
		$f = f_{MAX} = 1/t_{CYC},$	300 MHz	(× 18)	-	-	260	mA
	inputs sta	inputs static		(× 36)	-	-	260	
			250 MHz	(× 18)	-	_	250	mA
				(× 36)	_	-	250	

Note 24. The operation current is calculated with 50% read cycle and 50% write cycle.



### **AC Electrical Characteristics**

Over the Operating Range

Parameter <sup>[25]</sup>	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	Input HIGH voltage	_	V <sub>REF</sub> + 0.2	Ι	-	V
V <sub>IL</sub>	Input LOW voltage	_	-	-	V <sub>REF</sub> – 0.2	V

### Capacitance


Parameter <sup>[26]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>DD</sub> = 1.8 V, V <sub>DDQ</sub> = 1.5 V	4	pF
C <sub>O</sub>	Output capacitance		4	pF

### **Thermal Resistance**

Parameter [26]	Description	Test Conditions	165-ball FBGA Package	Unit
$\Theta_{JA}$ (0 m/s)	Thermal resistance	Socketed on a 170 × 220 × 2.35 mm, eight-layer printed	18.96	°C/W
$\Theta_{JA} (1 \text{ m/s})$	(junction to ambient)	circuit board	17.89	°C/W
$\Theta_{JA} \left( 3 m/s \right)$			17.12	°C/W
$\Theta_{JB}$	Thermal resistance (junction to board)		15.92	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		5.79	°C/W

### AC Test Loads and Waveforms





#### Notes

- 25. Overshoot: V<sub>IL(AC)</sub> < V<sub>DDQ</sub> + 0.85 V (Pulse width less than t<sub>CYC</sub>/2), Undershoot: V<sub>IL(AC)</sub> > -1.5 V (Pulse width less than t<sub>CYC</sub>/2).
   26. Tested initially and after any design or process change that may affect these parameters.
   27. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω, V<sub>DDQ</sub> = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of Figure 5.



### **Switching Characteristics**

Over the Operating Range

Parameters <sup>[28, 29]</sup>			333	MHz	300	300 MHz		250 MHz	
Cypress Parameter	Consortium Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>POWER</sub>		$V_{DD}$ (typical) to the first access <sup>[30]</sup>	1	_	1	_	1	_	ms
t <sub>CYC</sub>	t <sub>KHKH</sub>	K clock and C clock cycle time	3.0	8.4	3.3	8.4	4.0	8.4	ns
t <sub>KH</sub>	t <sub>KHKL</sub>	Input clock (K/ $\overline{K}$ ; C/ $\overline{C}$ ) HIGH	1.20	_	1.32	-	1.6	_	ns
t <sub>KL</sub>	t <sub>KLKH</sub>	Input clock (K/ $\overline{K}$ ; C/ $\overline{C}$ ) LOW	1.20	_	1.32	-	1.6	_	ns
tкн <del>к</del> н	<sup>t</sup> кн <del>к</del> н	K clock rise to $\overline{K}$ clock rise and C to $\overline{C}$ rise (rising edge to rising edge)	1.35	-	1.49	_	1.8	-	ns
t <sub>кнсн</sub>	t <sub>KHCH</sub>	$K/\overline{K}$ clock rise to $C/\overline{C}$ clock rise (rising edge to rising edge)	0	1.30	0	1.45	0	1.8	ns
Setup Time	s	·			•	•			
t <sub>SA</sub>	t <sub>AVKH</sub>	Address setup to K clock rise	0.3	_	0.3	_	0.35	_	ns
t <sub>SC</sub>	t <sub>IVKH</sub>	Control setup to K clock rise (RPS, WPS)	0.3	-	0.3	-	0.35	-	ns
t <sub>SCDDR</sub>	t <sub>IVKH</sub>	$\frac{\text{DDR control setup to clock (K/\overline{K})}}{\frac{\text{rise (BWS}_0, \text{BWS}_1, \text{BWS}_2, \text{BWS}_3)}$	0.3	-	0.3	_	0.35	-	ns
t <sub>SD</sub>	t <sub>DVKH</sub>	$D_{[X:0]}$ setup to clock (K/ $\overline{K}$ ) rise	0.3	_	0.3	_	0.35	_	ns
Hold Times	;	· · · ·		•		•		•	
t <sub>HA</sub>	t <sub>KHAX</sub>	Address hold after K clock rise	0.3	_	0.3	_	0.35	_	ns
t <sub>HC</sub>	t <sub>KHIX</sub>	Control hold after K clock rise (RPS, WPS)	0.3	-	0.3	-	0.35	-	ns
t <sub>HCDDR</sub>	t <sub>KHIX</sub>	$\begin{array}{l} \text{DDR} \underline{\text{control}}  \underline{\text{hold}}  aft \underline{\text{er clock}}  (\text{K/K}) \\ \underline{\text{rise}}  (\text{BWS}_0,  \text{BWS}_1,  \text{BWS}_2, \\ \text{BWS}_3) \end{array}$	0.3	-	0.3	_	0.35	-	ns
t <sub>HD</sub>	t <sub>KHDX</sub>	$D_{[X:0]}$ hold after clock (K/ $\overline{K}$ ) rise	0.3	-	0.3	-	0.35	_	ns

Notes

30. This part has a voltage regulator internally; tPOWER is the time that the power must be supplied above VDD(min) initially before initiating a read or write operation.

<sup>28.</sup> Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω, V<sub>DDQ</sub> = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance shown in (a) of Figure 5 on page 22.
29. When a part with a maximum frequency above 167 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is operated and outputs data with the output timings of that frequency range.



### Switching Characteristics (continued)

Over the Operating Range

Parameters <sup>[28, 29]</sup>			333 MHz		300 MHz		250 MHz		
Cypress Parameter	Consortium Parameter	Description	Min	Мах	Min	Мах	Min	Мах	Unit
Output Tim	ies								
t <sub>CO</sub>	t <sub>CHQV</sub>	$C/\overline{C}$ clock rise (or $K/\overline{K}$ in single clock mode) to data valid	-	0.45	-	0.45	-	0.45	ns
t <sub>DOH</sub>	t <sub>CHQX</sub>	Data output hold after output $C/\overline{C}$ clock rise (active to active)	-0.45	-	-0.45	-	-0.45	-	ns
t <sub>CCQO</sub>	t <sub>CHCQV</sub>	$C/\overline{C}$ clock rise to echo clock valid	_	0.45	-	0.45	-	0.45	ns
t <sub>CQOH</sub>	t <sub>CHCQX</sub>	Echo clock hold after $C/\overline{C}$ clock rise	-0.45	-	-0.45	_	-0.45	-	ns
t <sub>CQD</sub>	t <sub>CQHQV</sub>	Echo clock high to data valid	_	0.25	_	0.27	-	0.30	ns
t <sub>CQDOH</sub>	t <sub>CQHQX</sub>	EcHo clock high to data invalid	-0.25	-	-0.27	-	-0.30	-	ns
t <sub>CQH</sub>	t <sub>CQHCQL</sub>	Output clock (CQ/CQ) HIGH [31]	1.25	-	1.40	-	1.75	-	ns
t <sub>CQH</sub> CQH	t <sub>CQH</sub> CQH	CQ clock rise to $\overline{CQ}$ clock rise (rising edge to rising edge) <sup>[31]</sup>	1.25	-	1.40	-	1.75	-	ns
t <sub>CHZ</sub>	t <sub>CHQZ</sub>	Clock (C/ $\overline{C}$ ) rise to high Z (active to high Z) [ <sup>32, 33]</sup>	-	0.45	-	0.45	-	0.45	ns
t <sub>CLZ</sub>	t <sub>CHQX1</sub>	Clock (C/ $\overline{C}$ ) rise to low Z <sup>[32, 33]</sup>	-0.45	_	-0.45	-	-0.45	_	ns
PLL Timing	)				•		•		
t <sub>KC Var</sub>	t <sub>KC Var</sub>	CloCk phase jitter	_	0.20	_	0.20	_	0.20	ns
t <sub>KC lock</sub>	t <sub>KC lock</sub>	PLL lock time (K, C) [34]	20	-	20	-	20	-	μS
t <sub>KC Reset</sub>	t <sub>KC Reset</sub>	K static to PLL reset	30	-	30	-	30	-	ns

Notes

31. These parameters are extrapolated from the input timing parameters (t<sub>CYC</sub>/2 – 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production.

32. t<sub>CHZ</sub>, t<sub>CLZ</sub>, are specified with a load capacitance of 5 pF as in part (b) of Figure 5 on page 22. Transition is measured ± 100 mV from steady state voltage.
33. At any voltage and temperature t<sub>CHZ</sub> is less than t<sub>CLZ</sub> and t<sub>CHZ</sub> less than t<sub>CO</sub>.
34. For frequencies 300 MHz or below, the Cypress QDR II devices surpass the QDR consortium specification for PLL lock time (t<sub>KC</sub> lock) of 20 µs (min. spec.) and will lock after 1024 clock cycles (min. spec.), after a stable clock is presented, per the previous 90 nm version.



### **Switching Waveforms**




Figure 6. Read/Write/Deselect Sequence [35, 36, 37]

#### Notes

35. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

36. Outputs are disabled (High Z) one clock cycle after a NOP. 37. In this example, if address A0 = A1, then data Q00 = D10 and Q01 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.




### **Ordering Information**

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
333	CY7C1312KV18-333BZC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Commercial
300	CY7C1312KV18-300BZC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Commercial
	CY7C1312KV18-300BZXC		165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	
	CY7C1314KV18-300BZXC			
	CY7C1312KV18-300BZXI			Industrial
250	CY7C1312KV18-250BZC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm)	Commercial
	CY7C1314KV18-250BZC			
	CY7C1312KV18-250BZXC		165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	
	CY7C1314KV18-250BZXC			
	CY7C1312KV18-250BZI		165-ball FBGA (13 × 15 × 1.4 mm)	Industrial
	CY7C1314KV18-250BZI			
	CY7C1312KV18-250BZXI		165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	
	CY7C1314KV18-250BZXI			


#### **Ordering Code Definitions**






### Package Diagram

Figure 7. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180





NDTES : SOLDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD) JEDEC REFERENCE : MO-216 / ISSUE E PACKAGE CUDE : BBOAC/BWOAC PACKAGE WEIGHT : SEE CYPRESS PACKAGE MATERIAL DECLARATION DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.

51-85180 \*G



### Acronyms

Acronym	Description			
DDR	Double-Data Rate			
EIA	Electronic Industries Alliance			
FBGA	Fine-Pitch Ball Grid Array			
HSTL	High-Speed Transceiver Logic			
I/O	Input/Output			
JEDEC	Joint Electron Devices Engineering Council			
JTAG	Joint Test Action Group			
LMBU	Logical Multiple Bit Upset			
LSB	Least Significant Bit			
LSBU	Logical Single Bit Upset			
MSB	Most Significant Bit			
PLL	Phase Locked Loop			
QDR	Quad Data Rate			
SRAM	Static Random Access Memory			
SEL	Single Event Latch-up			
TAP	Test Access Port			
тск	Test Clock			
TMS	Test Mode Select			
TDI	Test Data-In			
TDO	Test Data-Out			
TQFP	Thin Quad Flat Pack			

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure				
°C	degree Celsius				
kΩ	kilohm				
MHz	megahertz				
μA	microampere				
μs	microsecond				
mA	milliampere				
mm	millimeter				
ms	millisecond				
mV	millivolt				
ns	nanosecond				
Ω	ohm				
%	percent				
pF	picofarad				
ps	picosecond				
V	volt				
W	watt				



### **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2860800	VKN	01/20/2010	New data sheet.
*A	2884892	VKN	02/26/2010	Updated Switching Characteristics (Changed minimum value of $t_{SA}$ and $t_{SC}$ parameters from 0.7 ns to 0.5 ns for 167 MHz, from 0.6 ns to 0.4 ns for 200 MHz from 0.5 ns to 0.35 ns for 250 MHz, and from 0.4 ns to 0.3 ns for 333 MHz and 300 MHz).
*В	3076901	NJY	11/03/2010	Changed status from Preliminary to Final. Updated Ordering Information (Updated part numbers) and added Ordering Code Definitions. Added Acronyms and Units of Measure.
*C	3167511	NJY	02/09/2011	Updated Switching Characteristics (Added Note 34 and referred the same not in description of t <sub>KC lock</sub> parameter). Updated Ordering Information (Updated part numbers).
*D	3342562	NJY	08/11/2011	Updated Ordering Information (Updated part numbers). Updated in new template.
*E	3437692	PRIT	11/14/2011	Updated Pin Configurations (Bump IDs 1A, 1H, 4A, 6A, 6R, 8A of all four part had same error. Over line added to pins CQ (1A), DOFF (1H), WPS (4A), K (6A C (6R), and RPS (8A)). Updated Ordering Information (Updated part numbers).
*F	3610126	AVIA / NJY	05/07/2012	Updated Features (Removed CY7C1310KV18, CY7C1910KV18 related information). Updated Configurations (Removed CY7C1310KV18, CY7C1910KV18 relate information). Updated Functional Description (Removed CY7C1310KV18, CY7C1910KV1 related information). Updated Selection Guide (Removed 200 MHz, 167 MHz related information). Removed CY7C1310KV18, CY7C1910KV18 related information). Removed Logic Block Diagram – CY7C1310KV18. Updated Pin Configurations (Removed CY7C1310KV18, CY7C1910KV18 related information). Updated Pin Definitions (Removed CY7C1310KV18, CY7C1910KV18 related information). Updated Pin Definitions (Removed CY7C1310KV18, CY7C1910KV18 related information). Updated Functional Overview (Removed CY7C1310KV18, CY7C1910KV18 related information). Updated Truth Table (Removed CY7C1310KV18, CY7C1910KV18 related information). Updated Write Cycle Descriptions (Removed CY7C1310KV18, CY7C1910KV18 related information). Updated Identification Register Definitions (Removed CY7C1310KV18 related information). Updated Identification Register Definitions (Removed CY7C1310KV18, CY7C1910KV18 related information). Updated Electrical Characteristics (Updated DC Electrical Characteristics (Removed 200 MHz, 167 MHz related information, removed CY7C1310KV18 CY7C1910KV18 related information). Updated Switching Characteristics (Removed 200 MHz, 167 MHz related information). Updated Switching Characteristics (Removed 200 MHz, 167 MHz related information). Updated Package Diagram (spec 51-85180 (changed revision from *C to *E)



### Document History Page (continued)

Revision	ECN	Orig. of Change	Submission Date	Description of Change
*G	4374845	PRIT	05/09/2014	Updated Application Example: Updated Figure 2. Updated Thermal Resistance: Updated values of $\Theta_{JA}$ parameter. Included $\Theta_{JB}$ parameter and its details. Updated Package Diagram: spec 51-85180 – Changed revision from *E to *F. Updated to new template.
*H	4578255	PRIT	11/25/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Ordering Information: Updated part numbers.
*	4616546	PRIT	01/07/2015	No technical updates. Completing Sunset Review.
*J	5076357	PRIT	01/20/2016	Updated Package Diagram: spec 51-85180 – Changed revision from *F to *G. Updated to new template. Completing Sunset Review.
*K	5978493	AESATMP8	11/28/2017	Updated logo and Copyright.