



18-Mbit DDR II SRAM Four-Word Burst Architecture

Features

- 18-Mbit density (1M × 18, 512K × 36)
- 333-MHz clock for high bandwidth
- Four-word burst for reducing address bus frequency
- Double data rate (DDR) interfaces (data transferred at 666 MHz) at 333 MHz
- Two input clocks (K and \bar{K}) for precise DDR timing
 - SRAM uses rising edges only
- Two input clocks for output data (C and \bar{C}) to minimize clock skew and flight time mismatches
- Echo clocks (CQ and \bar{CQ}) simplify data capture in high speed systems
- Synchronous internally self-timed writes
- DDR II operates with 1.5 cycle read latency when $\overline{\text{DOFF}}$ is asserted HIGH
- Operates similar to DDR I device with one cycle read latency when $\overline{\text{DOFF}}$ is asserted LOW
- 1.8 V core power supply with HSTL inputs and outputs
- Variable drive HSTL output buffers
- Expanded HSTL output voltage (1.4 V– V_{DD})
 - Supports both 1.5 V and 1.8 V I/O supply
- Available in 165-ball FBGA package (13 × 15 × 1.4 mm)
- Offered in both Pb-free and non Pb-free packages
- JTAG 1149.1 compatible test access port
- Phase locked loop (PLL) for accurate data placement

Configurations

- CY7C1319KV18 – 1M × 18
- CY7C1321KV18 – 512K × 36

Functional Description

CY7C1319KV18 and CY7C1321KV18 are 1.8 V Synchronous Pipelined SRAMs equipped with DDR II architecture. The DDR II consists of an SRAM core with advanced synchronous peripheral circuitry and a two-bit burst counter. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and \bar{K} . Read data is driven on the rising edges of C and \bar{C} if provided, or on the rising edge of K and \bar{K} if C/ \bar{C} are not provided. For CY7C1319KV18 and CY7C1321KV18, the burst counter takes in the least two significant bits of the external address and bursts four 18-bit words in the case of CY7C1319KV18, and four 36-bit words in the case of CY7C1321KV18, sequentially into or out of the device.

Asynchronous inputs include an output impedance matching input (ZQ). Synchronous data outputs (Q, sharing the same physical pins as the data inputs, D) are tightly matched to the two output echo clocks CQ/ \bar{CQ} , eliminating the need to capture data separately from each individual DDR SRAM in the system design. Output data clocks (C/ \bar{C}) enable maximum system clocking and data synchronization flexibility.

All synchronous inputs pass through input registers controlled by the K or \bar{K} input clocks. All data outputs pass through output registers controlled by the C or \bar{C} (or K or \bar{K} in a single clock domain) input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

For a complete list of related documentation, click [here](#).

Selection Guide

Description		333 MHz	250 MHz	Unit
Maximum operating frequency		300	250	MHz
Maximum operating current	× 18	370	320	mA
	× 36	440	370	

Contents

Pin Configurations	4	Instruction Codes	18
Pin Definitions	5	Boundary Scan Order	19
Functional Overview	6	Power Up Sequence in DDR II SRAM	20
Read Operations	6	Power Up Sequence	20
Write Operations	7	PLL Constraints	20
Byte Write Operations	7	Maximum Ratings	21
Single Clock Mode	7	Operating Range	21
DDR Operation	7	Neutron Soft Error Immunity	21
Depth Expansion	7	Electrical Characteristics	21
Programmable Impedance	7	DC Electrical Characteristics	21
Echo Clocks	7	AC Electrical Characteristics	23
PLL	7	Capacitance	23
Application Example	8	Thermal Resistance	23
Truth Table	9	AC Test Loads and Waveforms	23
Burst Address Table	10	Switching Characteristics	24
Write Cycle Descriptions	10	Switching Waveforms	26
Write Cycle Descriptions	11	Ordering Information	27
IEEE 1149.1 Serial Boundary Scan (JTAG)	12	Ordering Code Definitions	27
Disabling the JTAG Feature	12	Package Diagram	28
Test Access Port	12	Acronyms	29
Performing a TAP Reset	12	Document Conventions	29
TAP Registers	12	Units of Measure	29
TAP Instruction Set	12	Document History Page	30
TAP Controller State Diagram	14	Sales, Solutions, and Legal Information	32
TAP Controller Block Diagram	15	Worldwide Sales and Design Support	32
TAP Electrical Characteristics	15	Products	32
TAP AC Switching Characteristics	16	PSoC® Solutions	32
TAP Timing and Test Conditions	17	Cypress Developer Community	32
Identification Register Definitions	18	Technical Support	32
Scan Register Sizes	18		

Pin Configurations

The pin configurations for CY7C1319KV18, and CY7C1321KV18 follow. ^[1]

Figure 1. 165-ball FBGA (13 × 15 × 1.4 mm) pinout

CY7C1319KV18 (1M × 18)

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{\text{CQ}}$	NC/72M	A	$\overline{\text{R/W}}$	$\overline{\text{BWS}}_1$	$\overline{\text{K}}$	NC/144M	$\overline{\text{LD}}$	A	NC/36M	CQ
B	NC	DQ9	NC	A	NC/288M	K	$\overline{\text{BWS}}_0$	A	NC	NC	DQ8
C	NC	NC	NC	V_{SS}	A	A0	A1	V_{SS}	NC	DQ7	NC
D	NC	NC	DQ10	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	NC
E	NC	NC	DQ11	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ6
F	NC	DQ12	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ5
G	NC	NC	DQ13	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
H	$\overline{\text{DOFF}}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ4	NC
K	NC	NC	DQ14	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ3
L	NC	DQ15	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
M	NC	NC	NC	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	DQ1	NC
N	NC	NC	DQ16	V_{SS}	A	A	A	V_{SS}	NC	NC	NC
P	NC	NC	DQ17	A	A	C	A	A	NC	NC	DQ0
R	TDO	TCK	A	A	A	$\overline{\text{C}}$	A	A	A	TMS	TDI

CY7C1321KV18 (512K × 36)

	1	2	3	4	5	6	7	8	9	10	11
A	$\overline{\text{CQ}}$	NC/144M	NC/36M	$\overline{\text{R/W}}$	$\overline{\text{BWS}}_2$	$\overline{\text{K}}$	$\overline{\text{BWS}}_1$	$\overline{\text{LD}}$	A	NC/72M	CQ
B	NC	DQ27	DQ18	A	$\overline{\text{BWS}}_3$	K	$\overline{\text{BWS}}_0$	A	NC	NC	DQ8
C	NC	NC	DQ28	V_{SS}	A	A0	A1	V_{SS}	NC	DQ17	DQ7
D	NC	DQ29	DQ19	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	DQ16
E	NC	NC	DQ20	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	DQ15	DQ6
F	NC	DQ30	DQ21	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ5
G	NC	DQ31	DQ22	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ14
H	$\overline{\text{DOFF}}$	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	DQ32	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ13	DQ4
K	NC	NC	DQ23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ12	DQ3
L	NC	DQ33	DQ24	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
M	NC	NC	DQ34	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	DQ11	DQ1
N	NC	DQ35	DQ25	V_{SS}	A	A	A	V_{SS}	NC	NC	DQ10
P	NC	NC	DQ26	A	A	C	A	A	NC	DQ9	DQ0
R	TDO	TCK	A	A	A	$\overline{\text{C}}$	A	A	A	TMS	TDI

Note

1. NC/36M, NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level.

Pin Definitions

Pin Name	I/O	Pin Description
DQ _[x:0]	Input/Output-synchronous	Data input output signals. Inputs are sampled on the rising edge of K and \bar{K} clocks during valid write operations. These pins drive out the requested data during a read operation. Valid data is driven out on the rising edge of both the C and \bar{C} clocks during read operations or K and \bar{K} when in single clock mode. When read access is deselected, Q _[x:0] are automatically tristated. CY7C1319KV18 – DQ _[17:0] CY7C1321KV18 – DQ _[35:0]
\bar{LD}	Input-synchronous	Synchronous load. This input is brought LOW when a bus cycle sequence is defined. This definition includes address and read/write direction. All transactions operate on a burst of four data (two clock periods of bus activity).
$\overline{BWS_0}$, $\overline{BWS_1}$, $\overline{BWS_2}$, $\overline{BWS_3}$	Input-synchronous	Byte write select 0, 1, 2, and 3 – Active LOW. Sampled on the rising edge of the K and \bar{K} clocks during write operations. Used to select which byte is written into the device during the current portion of the Write operations. Bytes not written remain unaltered. CY7C1319KV18 – $\overline{BWS_0}$ controls D _[8:0] and $\overline{BWS_1}$ controls D _[17:9] . CY7C1321KV18 – $\overline{BWS_0}$ controls D _[8:0] , $\overline{BWS_1}$ controls D _[17:9] , $\overline{BWS_2}$ controls D _[26:18] and $\overline{BWS_3}$ controls D _[35:27] . All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select ignores the corresponding byte of data and it is not written into the device.
A, A ₀ , A ₁	Input-synchronous	Address inputs. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 1M × 18 (4 arrays each of 256K × 18) for CY7C1319KV18, and 512K × 36 (4 arrays each of 128K × 36) for CY7C1321KV18. CY7C1319KV18 – A ₀ and A ₁ are the inputs to the burst counter. These are incremented internally in a linear fashion. 20 address inputs are needed to access the entire memory array. CY7C1321KV18 – A ₀ and A ₁ are the inputs to the burst counter. These are incremented internally in a linear fashion. 19 address inputs are needed to access the entire memory array.
R/ \bar{W}	Input-synchronous	Synchronous read/write input. When \bar{LD} is LOW, this input designates the access type (read when R/ \bar{W} is HIGH, write when R/ \bar{W} is LOW) for the loaded address. R/ \bar{W} must meet the setup and hold times around the edge of K.
C	Input clock	Positive input clock for output data. C is used in conjunction with \bar{C} to clock out the read data from the device. C and \bar{C} can be used together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 8 for more information.
\bar{C}	Input clock	Negative input clock for output data. \bar{C} is used in conjunction with C to clock out the read data from the device. C and \bar{C} can be used together to deskew the flight times of various devices on the board back to the controller. See Application Example on page 8 for more information.
K	Input clock	Positive input clock input. The rising edge of K is used to capture synchronous inputs to the device and to drive out data through Q _[x:0] when in single clock mode. All accesses are initiated on the rising edge of K.
\bar{K}	Input clock	Negative input clock input. \bar{K} is used to capture synchronous data being presented to the device and to drive out data through Q _[x:0] when in single clock mode.
CQ	Output clock	CQ referenced with respect to C. This is a free running clock and is synchronized to the input clock for output data (C) of the DDR II. In single clock mode, CQ is generated with respect to K. The timing for the echo clocks is shown in Switching Characteristics on page 24 .
\bar{CQ}	Output Clock	\bar{CQ} referenced with respect to \bar{C}. This is a free running clock and is synchronized to the input clock for output data (\bar{C}) of the DDR II. In single clock mode, \bar{CQ} is generated with respect to \bar{K} . The timing for the echo clocks is shown in Switching Characteristics on page 24 .
ZQ	Input	Output impedance matching input. This input is used to tune the device outputs to the system data bus impedance. CQ, \bar{CQ} , and Q _[x:0] output impedance are set to 0.2 × RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, this pin can be connected directly to V _{DDQ} , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.

Pin Definitions (continued)

Pin Name	I/O	Pin Description
$\overline{\text{DOFF}}$	Input	PLL turn off – Active LOW. Connecting this pin to ground turns off the PLL inside the device. The timing in the PLL turned off operation is different from that listed in this data sheet. For normal operation, this pin is connected to a pull up through a 10 K ohm or less pull up resistor. The device behaves in DDR I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with DDR I timing.
TDO	Output	TDO pin for JTAG.
TCK	Input	TCK pin for JTAG.
TDI	Input	TDI pin for JTAG.
TMS	Input	TMS pin for JTAG.
NC	N/A	Not connected to the die. Can be tied to any voltage level.
NC/36M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/72M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/144M	N/A	Not connected to the die. Can be tied to any voltage level.
NC/288M	N/A	Not connected to the die. Can be tied to any voltage level.
V_{REF}	Input-reference	Reference voltage input. Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V_{DD}	Power supply	Power supply inputs to the core of the device.
V_{SS}	Ground	Ground for the device.
V_{DDQ}	Power supply	Power supply inputs for the outputs of the device.

Functional Overview

The CY7C1319KV18, and CY7C1321KV18 are synchronous pipelined Burst SRAMs equipped with a DDR interface, which operates with a read latency of one and half cycles when $\overline{\text{DOFF}}$ pin is tied HIGH. When $\overline{\text{DOFF}}$ pin is set LOW or connected to V_{SS} the device behaves in DDR I mode with a read latency of one clock cycle.

Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input timing is referenced from the rising edge of the input clocks (K and \overline{K}) and all output timing is referenced to the rising edge of the output clocks ($\overline{C}/\overline{C}$, or $\overline{K}/\overline{K}$ when in single clock mode).

All synchronous data inputs ($D_{[x:0]}$) pass through input registers controlled by the rising edge of the input clocks (K and \overline{K}). All synchronous data outputs ($Q_{[x:0]}$) pass through output registers controlled by the rising edge of the output clocks ($\overline{C}/\overline{C}$, or $\overline{K}/\overline{K}$ when in single-clock mode).

All synchronous control ($\overline{R/\overline{W}}$, $\overline{\text{LD}}$, $\overline{\text{BWS}}_{[0:x]}$) inputs pass through input registers controlled by the rising edge of the input clock (K).

CY7C1319KV18 is described in the following sections. The same basic descriptions apply to CY7C1321KV18.

Read Operations

The CY7C1319KV18 is organized internally as four arrays of $256\text{K} \times 18$. Accesses are completed in a burst of four sequential 18-bit data words. Read operations are initiated by asserting

$\overline{R/\overline{W}}$ HIGH and $\overline{\text{LD}}$ LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the read address register and the least two significant bits of the address are presented to the burst counter. The burst counter increments the address in a linear fashion. Following the next K clock rise, the corresponding 18-bit word of data from this address location is driven onto $Q_{[17:0]}$, using C as the output timing reference. On the subsequent rising edge of C the next 18-bit data word from the address location generated by the burst counter is driven onto $Q_{[17:0]}$. This process continues until all four 18-bit data words are driven out onto $Q_{[17:0]}$. The requested data is valid 0.45 ns from the rising edge of the output clock (C or \overline{C} , or K and \overline{K} when in single clock mode for 250 MHz device). To maintain the internal logic, each read access must be allowed to complete. Each read access consists of four 18-bit data words and takes two clock cycles to complete. Therefore, read accesses to the device cannot be initiated on two consecutive K clock rises. The internal logic of the device ignores the second read request. Read accesses can be initiated on every other K clock rise. Doing so pipelines the data flow such that data is transferred out of the device on every rising edge of the output clocks ($\overline{C}/\overline{C}$ or $\overline{K}/\overline{K}$ when in single-clock mode).

The CY7C1319KV18 first completes the pending read transactions, when read access is deselected. Synchronous internal circuitry automatically tristates the output following the next rising edge of the positive output clock (C). This enables a seamless transition between devices without the insertion of wait states in a depth expanded memory.

Write Operations

Write operations are initiated by asserting $\overline{R\overline{W}}$ LOW and \overline{LD} LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the write address register and the least two significant bits of the address are presented to the burst counter. The burst counter increments the address in a linear fashion. On the following K clock rise the data presented to $D_{[17:0]}$ is latched and stored into the 18-bit write data register, provided $\overline{BWS}_{[1:0]}$ are both asserted active. On the subsequent rising edge of the negative input clock (\overline{K}) the information presented to $D_{[17:0]}$ is also stored into the write data register, provided $\overline{BWS}_{[1:0]}$ are both asserted active. This process continues for one more cycle until four 18-bit words (a total of 72 bits) of data are stored in the SRAM. The 72 bits of data are then written into the memory array at the specified location. Therefore, Write accesses to the device cannot be initiated on two consecutive K clock rises. The internal logic of the device ignores the second write request. Write accesses can be initiated on every other rising edge of the positive input clock (K). Doing so pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (K and \overline{K}).

When Write access is deselected, the device ignores all inputs after the pending write operations are completed.

Byte Write Operations

Byte write operations are supported by the CY7C1319KV18. A write operation is initiated as described in the [Write Operations section](#). The bytes that are written are determined by \overline{BWS}_0 and \overline{BWS}_1 , which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature is used to simplify read/modify/write operations to a byte write operation.

Single Clock Mode

The CY7C1319KV18 is used with a single clock that controls both the input and output registers. In this mode the device recognizes only a single pair of input clocks (K and \overline{K}) that control both the input and output registers. This operation is identical to the operation if the device had zero skew between the $\overline{K}/\overline{K}$ and $\overline{C}/\overline{C}$ clocks. All timing parameters remain the same in this mode. To use this mode of operation, tie C and \overline{C} HIGH at power on. This function is a strap option and not alterable during device operation.

DDR Operation

The CY7C1319KV18 enables high-performance operation through high clock frequencies (achieved through pipelining) and double data rate mode of operation. The CY7C1319KV18 requires a single No Operation (NOP) cycle when transitioning

from a read to a write cycle. At higher frequencies, some applications may require a second NOP cycle to avoid contention.

If a read occurs after a write cycle, address and data for the write are stored in registers. The write information must be stored because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the read(s), the stored data from the earlier write is written into the SRAM array. This is called a posted write.

If a read is performed on the same address on which a write is performed in the previous cycle, the SRAM reads out the most current data. The SRAM does this by bypassing the memory array and reading the data from the registers.

Depth Expansion

Depth expansion requires replicating the \overline{LD} control signal for each bank. All other control signals can be common between banks as appropriate.

Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V_{SS} to enable the SRAM to adjust its output driver impedance. The value of RQ must be $5 \times$ the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of $\pm 15\%$ is between 175Ω and 350Ω , with $V_{DDQ} = 1.5 \text{ V}$. The output impedance is adjusted every 1024 cycles at power up to account for drifts in supply voltage and temperature.

Echo Clocks

Echo clocks are provided on the DDR II to simplify data capture on high speed systems. Two echo clocks are generated by the DDR II. CQ is referenced with respect to C and \overline{CQ} is referenced with respect to \overline{C} . These are free running clocks and are synchronized to the output clock of the DDR II. In the single clock mode, CQ is generated with respect to K and \overline{CQ} is generated with respect to \overline{K} . The timing for the echo clocks is shown in [Switching Characteristics on page 24](#).


PLL

These chips use a PLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power up, when the \overline{DOFF} is tied HIGH, the PLL is locked after 20 μs of stable clock. The PLL can also be reset by slowing or stopping the input clocks K and \overline{K} for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock it to the desired frequency. The PLL automatically locks 20 μs after a stable clock is presented. The PLL may be disabled by applying ground to the \overline{DOFF} pin. When the PLL is turned off, the device behaves in DDR I mode (with one cycle latency and a longer access time).

Application Example

Figure 2 shows two DDR II used in an application.

Figure 2. Application Example (Width Expansion)



Truth Table

The truth table for CY7C1319KV18 and CY7C1321KV18 follows. [2, 3, 4, 5, 6, 7]

Operation	K	$\overline{\text{LD}}$	R/ W	DQ	DQ	DQ	DQ
Write cycle: Load address; wait one cycle; input write data on four consecutive K and $\overline{\text{K}}$ rising edges.	L–H	L	L	D(A1) at $\text{K}(t + 1)\uparrow$	D(A2) at $\overline{\text{K}}(t + 1)\uparrow$	D(A3) at $\text{K}(t + 2)\uparrow$	D(A4) at $\overline{\text{K}}(t + 2)\uparrow$
Read cycle: Load address; wait one and a half cycle; read data on four consecutive $\overline{\text{C}}$ and C rising edges.	L–H	L	H	Q(A1) at $\overline{\text{C}}(t + 1)\uparrow$	Q(A2) at $\text{C}(t + 2)\uparrow$	Q(A3) at $\overline{\text{C}}(t + 2)\uparrow$	Q(A4) at $\text{C}(t + 3)\uparrow$
NOP: No operation	L–H	H	X	High Z	High Z	High Z	High Z
Standby: Clock stopped	Stopped	X	X	Previous state	Previous state	Previous state	Previous state

Notes

2. X = 'Don't Care', H = Logic HIGH, L = Logic LOW, \uparrow represents rising edge.
3. Device powers up deselected with the outputs in a tristate condition.
4. On CY7C1319KV18 and CY7C1321KV18, 'A1' represents address location latched by the devices when transaction was initiated and 'A2', 'A3', 'A4' represents the addresses sequence in the burst.
5. 't' represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles succeeding the 't' clock cycle.
6. Data inputs are registered at K and $\overline{\text{K}}$ rising edges. Data outputs are delivered on C and $\overline{\text{C}}$ rising edges, except when in single clock mode.
7. It is recommended that $\text{K} = \overline{\text{K}}$ and $\text{C} = \overline{\text{C}} = \text{HIGH}$ when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.

Burst Address Table

(CY7C1319KV18, CY7C1321KV18)

First Address (External)	Second Address (Internal)	Third Address (Internal)	Fourth Address (Internal)
X..X00	X..X01	X..X10	X..X11
X..X01	X..X10	X..X11	X..X00
X..X10	X..X11	X..X00	X..X01
X..X11	X..X00	X..X01	X..X10

Write Cycle Descriptions

The write cycle description table for CY7C1319KV18 follows. [8, 9]

$\overline{\text{BWS}}_0$	$\overline{\text{BWS}}_1$	K	$\overline{\text{K}}$	Comments
L	L	L-H	-	During the data portion of a write sequence: CY7C1319KV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	L	-	L-H	During the data portion of a write sequence: CY7C1319KV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	H	L-H	-	During the data portion of a write sequence: CY7C1319KV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
L	H	-	L-H	During the data portion of a write sequence: CY7C1319KV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
H	L	L-H	-	During the data portion of a write sequence: CY7C1319KV18 – only the upper byte ($D_{[17:9]}$) is written into the device, $D_{[8:0]}$ remains unaltered.
H	L	-	L-H	During the data portion of a write sequence: CY7C1319KV18 – only the upper byte ($D_{[17:9]}$) is written into the device, $D_{[8:0]}$ remains unaltered.
H	H	L-H	-	No data is written into the devices during this portion of a write operation.
H	H	-	L-H	No data is written into the devices during this portion of a write operation.

Notes

8. X = 'Don't Care', H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.

9. Is based on a write cycle that was initiated in accordance with the Truth Table on page 9. $\overline{\text{BWS}}_0$, $\overline{\text{BWS}}_1$, $\overline{\text{BWS}}_2$, and $\overline{\text{BWS}}_3$ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

Write Cycle Descriptions

The write cycle description table for CY7C1321KV18 follows. [10, 11]

$\overline{\text{BWS}}_0$	$\overline{\text{BWS}}_1$	$\overline{\text{BWS}}_2$	$\overline{\text{BWS}}_3$	K	$\overline{\text{K}}$	Comments
L	L	L	L	L-H	-	During the data portion of a write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	L	L	L	-	L-H	During the data portion of a write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	H	H	H	L-H	-	During the data portion of a write sequence, only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[35:9]}$ remains unaltered.
L	H	H	H	-	L-H	During the data portion of a write sequence, only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[35:9]}$ remains unaltered.
H	L	H	H	L-H	-	During the data portion of a write sequence, only the byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
H	L	H	H	-	L-H	During the data portion of a write sequence, only the byte ($D_{[17:9]}$) is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
H	H	L	H	L-H	-	During the data portion of a write sequence, only the byte ($D_{[26:18]}$) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
H	H	L	H	-	L-H	During the data portion of a write sequence, only the byte ($D_{[26:18]}$) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
H	H	H	L	L-H	-	During the data portion of a write sequence, only the byte ($D_{[35:27]}$) is written into the device. $D_{[26:0]}$ remains unaltered.
H	H	H	L	-	L-H	During the data portion of a write sequence, only the byte ($D_{[35:27]}$) is written into the device. $D_{[26:0]}$ remains unaltered.
H	H	H	H	L-H	-	No data is written into the device during this portion of a write operation.
H	H	H	H	-	L-H	No data is written into the device during this portion of a write operation.

Notes

10. X = 'Don't Care', H = Logic HIGH, L = Logic LOW, \uparrow represents rising edge.

11. Is based on a write cycle that was initiated in accordance with the Truth Table on page 9. $\overline{\text{BWS}}_0$, $\overline{\text{BWS}}_1$, $\overline{\text{BWS}}_2$, and $\overline{\text{BWS}}_3$ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan Test Access Port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8 V IO logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Test Access Port

Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the [TAP Controller State Diagram on page 14](#). TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see [Instruction Codes on page 18](#)). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and is performed when the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions are serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in [TAP Controller Block Diagram on page 15](#). Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions are used to capture the contents of the input and output ring.

The [Boundary Scan Order on page 19](#) shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and is shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in [Identification Register Definitions on page 18](#).

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in [Instruction Codes on page 18](#). Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.

IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is supplied during the Update IR state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and \overline{CK} captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #47. When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High Z condition.


This bit is set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.

Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.

TAP Controller State Diagram


The state diagram for the TAP controller follows. ^[12]



Note

12. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

TAP Controller Block Diagram



TAP Electrical Characteristics

Over the Operating Range

Parameter [13, 14, 15]	Description	Test Conditions	Min	Max	Unit
V_{OH1}	Output HIGH voltage	$I_{OH} = -2.0 \text{ mA}$	1.4	–	V
V_{OH2}	Output HIGH voltage	$I_{OH} = -100 \text{ } \mu\text{A}$	1.6	–	V
V_{OL1}	Output LOW voltage	$I_{OL} = 2.0 \text{ mA}$	–	0.4	V
V_{OL2}	Output LOW voltage	$I_{OL} = 100 \text{ } \mu\text{A}$	–	0.2	V
V_{IH}	Input HIGH voltage	–	$0.65 \times V_{DD}$	$V_{DD} + 0.3$	V
V_{IL}	Input LOW voltage	–	–0.3	$0.35 \times V_{DD}$	V
I_X	Input and output load current	$GND \leq V_I \leq V_{DD}$	–5	5	μA

Notes

13. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the [Electrical Characteristics on page 21](#).
14. Overshoot: $V_{IH(AC)} < V_{DD} + 0.85 \text{ V}$ (Pulse width less than $t_{CYC}/2$), Undershoot: $V_{IL(AC)} > -1.5 \text{ V}$ (Pulse width less than $t_{CYC}/2$).
15. All voltage referenced to Ground.

TAP AC Switching Characteristics

Over the Operating Range

Parameter ^[16, 17]	Description	Min	Max	Unit
t_{TCYC}	TCK Clock Cycle Time	50	–	ns
t_{TF}	TCK Clock Frequency	–	20	MHz
t_{TH}	TCK Clock HIGH	20	–	ns
t_{TL}	TCK Clock LOW	20	–	ns
Setup Times				
t_{TMSS}	TMS Setup to TCK Clock Rise	5	–	ns
t_{TDIS}	TDI Setup to TCK Clock Rise	5	–	ns
t_{CS}	Capture Setup to TCK Rise	5	–	ns
Hold Times				
t_{TMSh}	TMS Hold after TCK Clock Rise	5	–	ns
t_{TDIH}	TDI Hold after Clock Rise	5	–	ns
t_{CH}	Capture Hold after Clock Rise	5	–	ns
Output Times				
t_{TDOV}	TCK Clock LOW to TDO Valid	–	10	ns
t_{TDOX}	TCK Clock LOW to TDO Invalid	0	–	ns

Notes


16. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.

17. Test conditions are specified using the load in TAP AC Test Conditions. $t_R/t_F = 1$ ns.

TAP Timing and Test Conditions

Figure 3 shows the TAP timing and test conditions. [18]

Figure 3. TAP Timing and Test Conditions



Note

18. Test conditions are specified using the load in TAP AC Test Conditions. $t_R/t_F = 1$ ns.

Identification Register Definitions

Instruction Field	Value		Description
	CY7C1319KV18	CY7C1321KV18	
Revision number (31:29)	000	000	Version number.
Cypress device ID (28:12)	11010100011010101	11010100011100101	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID register presence (0)	1	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	107

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do not use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do not use: This instruction is reserved for future use.
RESERVED	110	Do not use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

Boundary Scan Order

Bit #	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11K
22	10K
23	9J
24	9K
25	10J
26	11J
27	11H

Bit #	Bump ID
28	10G
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	Internal
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B

Bit #	Bump ID
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	1H
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F
81	3G
82	2G
83	1J

Bit #	Bump ID
84	2J
85	3K
86	3J
87	2K
88	1K
89	2L
90	3L
91	1M
92	1L
93	3N
94	3M
95	1N
96	2M
97	3P
98	2N
99	2P
100	1P
101	3R
102	4R
103	4P
104	5P
105	5N
106	5R

Power Up Sequence in DDR II SRAM

DDR II SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.


Power Up Sequence

- Apply power and drive $\overline{\text{DOFF}}$ either HIGH or LOW (All other inputs can be HIGH or LOW).
 - Apply V_{DD} before V_{DDQ} .
 - Apply V_{DDQ} before V_{REF} or at the same time as V_{REF} .
 - Drive $\overline{\text{DOFF}}$ HIGH.
- Provide stable $\overline{\text{DOFF}}$ (HIGH), power and clock (K, $\overline{\text{K}}$) for 20 μs to lock the PLL.

PLL Constraints

- PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as $t_{\text{KC Var}}$.
- The PLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20 μs of stable clock to relock to the desired clock frequency.

Figure 4. Power Up Waveforms



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature -65 °C to +150 °C
 Ambient temperature
 with power applied -55 °C to +125 °C
 Supply voltage on V_{DD} relative to GND -0.5 V to +2.9 V
 Supply voltage on V_{DDQ} relative to GND -0.5 V to +V_{DD}
 DC applied to outputs in High Z -0.5 V to V_{DDQ} + 0.3 V
 DC input voltage ^[19] -0.5 V to V_{DD} + 0.3 V
 Current into outputs (LOW) 20 mA
 Static discharge voltage
 (MIL-STD-883, M 3015) > 2001 V
 Latch up current > 200 mA

Operating Range

Range	Ambient Temperature (T _A)	V _{DD} ^[20]	V _{DDQ} ^[20]
Commercial	0 °C to +70 °C	1.8 ± 0.1 V	1.4 V to V _{DD}

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Typ	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	197	216	FIT/Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/Mb
SEL	Single event latch up	85 °C	0	0.1	FIT/Dev

* No LMBU or SEL events occurred during testing; this column represents a statistical χ^2 , 95% confidence limit calculation. For more details refer to Application Note, Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates - AN54908.

Electrical Characteristics

Over the Operating Range

DC Electrical Characteristics

Over the Operating Range

Parameter ^[21]	Description	Test Conditions	Min	Typ	Max	Unit
V _{DD}	Power supply voltage	–	1.7	1.8	1.9	V
V _{DDQ}	I/O supply voltage	–	1.4	1.5	V _{DD}	V
V _{OH}	Output HIGH voltage	Note 22	V _{DDQ} /2 – 0.12	–	V _{DDQ} /2 + 0.12	V
V _{OL}	Output LOW voltage	Note 23	V _{DDQ} /2 – 0.12	–	V _{DDQ} /2 + 0.12	V
V _{OH(LOW)}	Output HIGH voltage	I _{OH} = –0.1 mA, nominal impedance	V _{DDQ} – 0.2	–	V _{DDQ}	V
V _{OL(LOW)}	Output LOW voltage	I _{OL} = 0.1 mA, nominal impedance	V _{SS}	–	0.2	V
V _{IH}	Input HIGH voltage	–	V _{REF} + 0.1	–	V _{DDQ} + 0.3	V
V _{IL}	Input LOW voltage	–	–0.3	–	V _{REF} – 0.1	V
I _X	Input leakage current	GND ≤ V _I ≤ V _{DDQ}	–5	–	5	μA
I _{OZ}	Output leakage current	GND ≤ V _I ≤ V _{DDQ} , output disabled	–5	–	5	μA
V _{REF}	Input reference voltage ^[24]	Typical Value = 0.75 V	0.68	0.75	0.95	V

Notes

19. Overshoot: V_{IH(AC)} < V_{DDQ} + 0.85 V (Pulse width less than t_{CYC}/2), Undershoot: V_{IL(AC)} > –1.5 V (Pulse width less than t_{CYC}/2).
20. Power up: assumes a linear ramp from 0 V to V_{DD(min)} within 200 ms. During this time V_{IH} < V_{DD} and V_{DDQ} ≤ V_{DD}.
21. All voltage referenced to Ground.
22. Outputs are impedance controlled. I_{OH} = –(V_{DDQ}/2)/(RQ/5) for values of 175 Ω ≤ RQ ≤ 350 Ω.
23. Outputs are impedance controlled. I_{OL} = (V_{DDQ}/2)/(RQ/5) for values of 175 Ω ≤ RQ ≤ 350 Ω.
24. V_{REF(min)} = 0.68 V or 0.46 V_{DDQ}, whichever is larger, V_{REF(max)} = 0.95 V or 0.54 V_{DDQ}, whichever is smaller.

Electrical Characteristics (continued)

Over the Operating Range

DC Electrical Characteristics (continued)

Over the Operating Range

Parameter ^[21]	Description	Test Conditions	Min	Typ	Max	Unit		
I_{DD} ^[25]	V_{DD} operating supply	$V_{DD} = \text{Max}, I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{CYC}$	333 MHz	(x 18)	–	–	370	mA
				(x 36)	–	–	440	
			250 MHz	(x 18)	–	–	320	mA
				(x 36)	–	–	370	
I_{SB1}	Automatic power down current	Max V_{DD} , Both ports deselected, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$ $f = f_{MAX} = 1/t_{CYC}$, inputs static	333 MHz	(x 18)	–	–	270	mA
				(x 36)	–	–	270	
			250 MHz	(x 18)	–	–	250	mA
				(x 36)	–	–	250	

Note

25. The operation current is calculated with 50% read cycle and 50% write cycle.

AC Electrical Characteristics

Over the Operating Range

Parameter ^[26]	Description	Test Conditions	Min	Typ	Max	Unit
V _{IH}	Input HIGH voltage	–	V _{REF} + 0.2	–	–	V
V _{IL}	Input LOW voltage	–	–	–	V _{REF} – 0.2	V

Capacitance


Parameter ^[27]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz, V _{DD} = 1.8 V, V _{DDQ} = 1.5 V	4	pF
C _O	Output capacitance		4	pF

Thermal Resistance

Parameter ^[27]	Description	Test Conditions	165-ball FBGA Package	Unit
θ _{JA} (0 m/s)	Thermal resistance (junction to ambient)	Socketed on a 170 × 220 × 2.35 mm, eight-layer printed circuit board	18.96	°C/W
θ _{JA} (1 m/s)			17.89	°C/W
θ _{JA} (3 m/s)			17.12	°C/W
θ _{JB}	Thermal resistance (junction to board)		15.94	°C/W
θ _{JC}	Thermal resistance (junction to case)		5.79	°C/W

AC Test Loads and Waveforms

Figure 5. AC Test Loads and Waveforms



Notes

26. Overshoot: V_{IH(AC)} < V_{DDQ} + 0.85 V (Pulse width less than t_{CYC/2}), Undershoot: V_{IL(AC)} > –1.5 V (Pulse width less than t_{CYC/2}).

27. Tested initially and after any design or process change that may affect these parameters.

28. Unless otherwise noted, test conditions assume signal transition time of 2 V/ns, timing reference levels of 0.75 V, V_{REF} = 0.75 V, R_Q = 250 Ω, V_{DDQ} = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of Figure 5.

Switching Characteristics

Over the Operating Range

Parameter ^[29, 30]		Description	333 MHz		250 MHz		Unit
Cypress Parameter	Consortium Parameter		Min	Max	Min	Max	
t _{POWER}		V _{DD(typical)} to the first access ^[32]	1	–	1	–	ms
t _{CYC}	t _{KHKH}	K clock and C clock cycle time	3.0	8.4	4.0	8.4	ns
t _{KH}	t _{KHKL}	Input clock (K/ \bar{K} and C/ \bar{C}) HIGH	1.20	–	1.6	–	ns
t _{KL}	t _{KLKH}	Input clock (K/ \bar{K} and C/ \bar{C}) LOW	1.20	–	1.6	–	ns
t _{KH\bar{K}H}	t _{KH\bar{K}H}	K clock rise to \bar{K} clock rise and C to \bar{C} rise (rising edge to rising edge)	1.35	–	1.8	–	ns
t _{KHCH}	t _{KHCH}	K/ \bar{K} clock rise to C/ \bar{C} clock rise (rising edge to rising edge)	0.0	1.30	0.0	1.8	ns
Setup Times							
t _{SA}	t _{AVKH}	Address setup to K clock rise	0.4	–	0.5	–	ns
t _{SC}	t _{IVKH}	Control setup to K clock rise (\bar{LD} , R/ \bar{W})	0.4	–	0.5	–	ns
t _{SCDDR}	t _{IVKH}	Double data rate control setup to clock (K/ \bar{K}) rise (BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃)	0.3	–	0.35	–	ns
t _{SD}	t _{DVKH}	D _[X:0] setup to clock (K/ \bar{K}) rise	0.3	–	0.35	–	ns
Hold Times							
t _{HA}	t _{KHAX}	Address hold after K clock rise	0.4	–	0.5	–	ns
t _{HC}	t _{KHIX}	Control hold after K clock rise (\bar{LD} , R/ \bar{W})	0.4	–	0.5	–	ns
t _{HCDDR}	t _{KHIX}	Double data rate control hold after clock (K/ \bar{K}) rise (BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃)	0.3	–	0.35	–	ns
t _{HD}	t _{KHDX}	D _[X:0] hold after clock (K/ \bar{K}) rise	0.3	–	0.35	–	ns

Notes

29. Unless otherwise noted, test conditions assume signal transition time of 2 V/ns, timing reference levels of 0.75 V, V_{REF} = 0.75 V, R_Q = 250 Ω, V_{DDQ} = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of [Figure 5 on page 23](#).

30. When a part with a maximum frequency above

31. MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is operated and outputs data with the output timings of that frequency range.

32. This part has an internal voltage regulator; t_{POWER} is the time that the power is supplied above V_{DD(minimum)} initially before a read or write operation can be initiated.

Switching Characteristics (continued)

Over the Operating Range

Parameter ^[29, 30]		Description	333 MHz		250 MHz		Unit
Cypress Parameter	Consortium Parameter		Min	Max	Min	Max	
Output Times							
t _{CO}	t _{CHQV}	C/ \overline{C} clock rise (or K/ \overline{K} in single clock mode) to data valid	–	0.45	–	0.45	ns
t _{DOH}	t _{CHQX}	Data output hold after output C/ \overline{C} clock rise (active to active)	–0.45	–	–0.45	–	ns
t _{CCQO}	t _{CHCQV}	C/ \overline{C} clock rise to echo clock valid	–	0.45	–	0.45	ns
t _{CQOH}	t _{CHCQX}	Echo clock hold after C/ \overline{C} clock rise	–0.45	–	–0.45	–	ns
t _{CQD}	t _{CQHQV}	Echo clock high to data valid	–	0.25	–	0.30	ns
t _{CQDOH}	t _{CQHQX}	Echo clock high to data invalid	–0.25	–	–0.30	–	ns
t _{CQH}	t _{CQHCQL}	Output clock (CQ/ \overline{CQ}) HIGH ^[33]	1.25	–	1.75	–	ns
t _{CQH\overline{CQ}H}	t _{CQH\overline{CQ}H}	CQ clock rise to \overline{CQ} clock rise (rising edge to rising edge) ^[33]	1.25	–	1.75	–	ns
t _{CHZ}	t _{CHQZ}	Clock (C/ \overline{C}) rise to high Z (active to high Z) ^[34, 35]	–	0.45	–	0.45	ns
t _{CLZ}	t _{CHQX1}	Clock (C/ \overline{C}) rise to low Z ^[34, 35]	–0.45	–	–0.45	–	ns
PLL Timing							
t _{KC Var}	t _{KC Var}	Clock phase jitter	–	0.20	–	0.20	ns
t _{KC lock}	t _{KC lock}	PLL lock time (K, C) ^[36]	20	–	20	–	μs
t _{KC Reset}	t _{KC Reset}	K static to PLL reset	30	–	30	–	ns

Notes

33. These parameters are extrapolated from the input timing parameters (t_{CYC}/2 – 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production.


34. t_{CHZ}, t_{CLZ} are specified with a load capacitance of 5 pF as in (b) of Figure 5 on page 23. Transition is measured ±100 mV from steady-state voltage.

35. At any voltage and temperature t_{CHZ} is less than t_{CLZ} and t_{CHZ} less than t_{CO}.

36. For frequencies 300 MHz or below, the Cypress QDR II devices surpass the QDR consortium specification for PLL lock time (t_{KC lock}) of 20 μs (min. spec.) and will lock after 1024 clock cycles (min. spec.), after a stable clock is presented, per the previous 90 nm version.

Switching Waveforms

Figure 6. Read/Write/Deselect Sequence [37, 38, 39]




Notes

- 37. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.
- 38. Outputs are disabled (High Z) one clock cycle after a NOP.
- 39. In this example, if address A4 = A3, then data Q40 = D30, Q41 = D31, Q42 = D32, and Q43 = D43. Write data is forwarded immediately as read results. This note applies to the whole diagram.

Package Diagram

Figure 7. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180



NOTES :

- SOLDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD)
- JEDEC REFERENCE : MO-216 / ISSUE E
- PACKAGE CODE : BB0AC/BW0AC
- PACKAGE WEIGHT : SEE CYPRESS PACKAGE MATERIAL DECLARATION DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.

51-85180 *G

Acronyms

Acronym	Description
DDR	Double Data Rate
EIA	Electronic Industries Alliance
FBGA	Fine-Pitch Ball Grid Array
HSTL	High-Speed Transceiver Logic
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JTAG	Joint Test Action Group
LMBU	Logical Multiple Bit Upset
LSB	Least Significant Bit
LSBU	Logical Single Bit Upset
MSB	Most Significant Bit
PLL	Phase Locked Loop
SEL	Single Event Latch-up
SRAM	Static Random Access Memory
TAP	Test Access Port
TCK	Test Clock
TDI	Test Data-In
TDO	Test Data-Out
TMS	Test Mode Select

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
μs	microsecond
mA	milliamperere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt

Document History Page

Document Title: CY7C1319KV18/CY7C1321KV18, 18-Mbit DDR II SRAM Four-Word Burst Architecture				
Document Number: 001-58906				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	2860800	VKN	01/20/2010	New data sheet.
*A	2897150	NJY	03/22/2010	Updated Ordering Information (Removed Inactive parts).
*B	3081152	NJY	11/09/2010	Changed status from Preliminary to Final. Updated Ordering Information (Updated part numbers) and added Ordering Code Definitions . Added Acronyms and Units of Measure .
*C	3169007	NJY	02/10/2011	Updated Switching Characteristics (Added Note 36 and referred the same note in t_{KC} lock parameter). Updated Ordering Information (Updated part numbers).
*D	3321978	NJY	07/20/2011	Updated Ordering Information (Updated part numbers). Updated to new template.
*E	3636154	AVIA / NJY	06/05/2012	Updated Features (Removed CY7C1317KV18, CY7C1917KV18 related information). Updated Configurations (Removed CY7C1317KV18, CY7C1917KV18 related information). Updated Functional Description (Removed CY7C1317KV18, CY7C1917KV18 related information). Updated Selection Guide (Removed 300 MHz, 200 MHz, 167 MHz frequencies related information, removed CY7C1317KV18, CY7C1917KV18 related information). Removed Logic Block Diagram – CY7C1317KV18. Removed Logic Block Diagram – CY7C1917KV18. Updated Pin Configurations (Removed CY7C1317KV18, CY7C1917KV18 related information). Updated Pin Definitions (Removed CY7C1317KV18, CY7C1917KV18 related information). Updated Functional Overview (Removed CY7C1317KV18, CY7C1917KV18 related information). Updated Truth Table (Removed CY7C1317KV18, CY7C1917KV18 related information). Updated Write Cycle Descriptions (Removed CY7C1317KV18 related information). Removed Write Cycle Descriptions (Corresponding to CY7C1917KV18). Updated Identification Register Definitions (Removed CY7C1317KV18, CY7C1917KV18 related information). Updated Operating Range (Removed Industrial Temperature Range). Updated Electrical Characteristics (Removed 300 MHz, 200 MHz, 167 MHz frequencies related information, removed CY7C1317KV18, CY7C1917KV18 related information). Updated Switching Characteristics (Removed 300 MHz, 200 MHz, 167 MHz frequencies related information, removed CY7C1317KV18, CY7C1917KV18 related information). Updated Package Diagram (spec 51-85180 (Changed revision from *C to *E)).
*F	3880255	PRIT	01/22/2013	Updated Package Diagram : spec 51-85180 – Changed revision from *E to *F.
*G	4008856	PRIT	05/23/2013	Updated Ordering Information (Updated part numbers).
*H	4374859	PRIT	05/09/2014	Updated Application Example : Updated Figure 2 . Updated Thermal Resistance : Updated values of θ_{JA} parameter. Included θ_{JB} parameter and its details. Updated to new template.

Document History Page (continued)

Document Title: CY7C1319KV18/CY7C1321KV18, 18-Mbit DDR II SRAM Four-Word Burst Architecture				
Document Number: 001-58906				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*I	4578255	PRIT	11/25/2014	Updated Functional Description : Added "For a complete list of related documentation, click here ." at the end. Updated Ordering Information : Updated part numbers.
*J	5092668	PRIT	01/19/2016	Updated Package Diagram : spec 51-85180 – Changed revision from *F to *G. Updated to new template. Completing Sunset Review.
*K	5999388	AESATMP8	12/19/2017	Updated logo and Copyright.