

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



The following document contains information on Cypress products. The document has the series name, product name, and ordering part numbering with the prefix "MB". However, Cypress will offer these products to new and existing customers with the series name, product name, and ordering part number with the prefix "CY".

How to Check the Ordering Part Number

- 1. Go to www.cypress.com/pcn.
- 2. Enter the keyword (for example, ordering part number) in the **SEARCH PCNS** field and click **Apply**.
- 3. Click the corresponding title from the search results.
- 4. Download the Affected Parts List file, which has details of all changes

For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

About Cypress

Cypress is the leader in advanced embedded system solutions for the world's most innovative automotive, industrial, smart home appliances, consumer electronics and medical products. Cypress' microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first. Cypress is committed to providing customers with the best support and development resources on the planet enabling them to disrupt markets by creating new product categories in record time. To learn more, go to www.cypress.com.





32-Bit Arm[®] Cortex[®]-M4F FM4 Microcontroller

Devices in the MB9B360L Series are highly integrated 32-bit microcontrollers with high performance and competitive cost.

This series is based on the Arm[®] Cortex[®]-M4F Processor with on-chip Flash memory and SRAM. The series has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (USB, UART, CSIO, I²C, LIN). The products that are described in this datasheet are placed into TYPE2-M4 product categories in the "FM4 Family Peripheral Manual Main Part (002-04856)".

Features

32-bit Arm® Cortex®-M4F Core

- ■Processor version: r0p1
- ■Up to 160 MHz Frequency Operation
- ■FPU built-in
- ■Support DSP instruction
- Memory Protection Unit (MPU): improves the reliability of an embedded system
- Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 128 peripheral interrupts and 16 priority levels
- ■24-bit System timer (Sys Tick): System timer for OS task management

On-Chip Memories

[Flash Memory]

These series are based on two independent on-chip Flash memories.

- ■MainFlash memory
 - □ Up to 512 Kbytes
 - □ Built-in Flash Accelerator System with 16 Kbytes trace buffer memory
 - ☐ The read access to Flash memory can be achieved without wait-cycle up to operation frequency of 72 MHz. Even at the operation frequency more than 72 MHz, an equivalent access to Flash memory can be obtained by Flash Accelerator System.
 - ☐ Security function for code protection
- ■WorkFlash memory
 - □ 32 Kbytes
 - □ Read cycle:
 - 6wait-cycle: the operation frequency more than 120 MHz, and up to 160 MHz
 - 4wait-cycle: the operation frequency more than 72 MHz, and up to 120 MHz
 - 2wait-cycle: the operation frequency more than 40 MHz, and up to 72 MHz
 - 0wait-cycle: the operation frequency up to 40 MHz
 - □ Security function is shared with code protection

[SRAM]

This is composed of three independent SRAMs (SRAM0, SRAM1, and SRAM2). SRAM0 is connected to I-code bus and D-code bus of Cortex-M4F core. SRAM1 and SRAM2 are connected to System bus of Cortex-M4F core.

■SRAM0: Up to 32 Kbytes

■SRAM1: Up to 16 Kbytes

■SRAM2: Up to 16 Kbytes

USB Interface

USB interface is composed of Device and Host.

- ■USB device
 - □ USB2.0 Full-Speed supported
- □ Max 6 Endpoint supported
 - Endpoint 0 is control transfer
 - Endpoint 1, 2 can be selected Bulk-transfer, Interrupt-transfer or Isochronous-transfer
 - Endpoint 3 to 5 can select Bulk-transfer or Interrupt-transfer
 - Endpoint 1 to 5 comprise Double Buffer
- ☐ The size of each endpoint is according to the follows.
 - Endpoint 0, 2 to 5: 64 bytes
 - Endpoint 1: 256 bytes
- **■USB** host
 - □ USB2.0 Full/Low-speed supported
 - □ Bulk-transfer, interrupt-transfer and Isochronous-transfer support
 - □ USB Device connected/dis-connected automatically detect
 - □ IN/OUT token handshake packet automatically
 - ☐ Max 256-byte packet-length supported
- □ Wake-up function supported

Cypress Semiconductor Corporation
Document Number: 002-04930 Rev.*B

198 Champion Court •

San Jose, CA 95134-1709

• 408-943-2600

Revised December 15, 2017



Multi-Function Serial Interface (Max 6 Channels)

- ■64 bytes with FIFO (the FIFO step numbers are variable depending on the settings of the communication mode or bit length.)
- Operation mode is selectable from the followings for each channel.
 - □ UART
 - □ CSIO
 - □ LIN
 - \Box I^2C

■UART

- □ Full-duplex double buffer
- □ Selection with or without parity supported
- □ Built-in dedicated baud rate generator
- □ External clock available as a serial clock
- □ Hardware Flow control : Automatically control the transmission by CTS/RTS (only ch.4)
- □ Various error detect functions available (parity errors, framing errors, and overrun errors)

■CSIO

- □ Full-duplex double buffer
- □ Built-in dedicated baud rate generator
- □ Overrun error detect function available
- ☐ Serial chip select function (ch.6 only)
- □ Supports high-speed SPI (ch.0 and ch.6 only)
- □ Data length 5 to 16-bit

■LIN

- □ LIN protocol Rev.2.1 supported
- □ Full-duplex double buffer
- □ Master/Slave mode supported
- □ LIN break field generation (can change to 13 to 16-bit length)
- □ LIN break delimiter generation (can change to 1 to 4-bit length)
- □ Various error detect functions available (parity errors, framing errors, and overrun errors)

■I²C

- ☐ Standard mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported
- □ Fast mode Plus (Fm+) (Max 1000 kbps, only for ch.3=ch.A and ch.4=ch.B) supported

DMA Controller (8 Channels)

DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously.

- ■8 independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- ■Transfer address area: 32-bit (4 Gbytes)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- ■Transfer data type: bytes/half-word/word
- ■Transfer block count: 1 to 16

■Number of transfers: 1 to 65536

DSTC (Descriptor System data Transfer Controller) (128 Channels)

The DSTC can transfer data at high-speed without going via the CPU. The DSTC adopts the Descriptor system and, following the specified contents of the Descriptor which has already been constructed on the memory, can access directly the memory /peripheral device and performs the data transfer operation.

It supports the software activation, the hardware activation and the chain activation functions.

A/D Converter (Max 15 Channels) [12-bit A/D Converter]

- ■Successive Approximation type
- ■Built-in 2 units
- ■Conversion time: 0.5 µs @ 5 V
- Priority conversion available (priority at 2levels)
- ■Scanning conversion mode
- ■Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)

DA Converter (Max 2 Channels)

- ■R-2R type
- ■12-bit resolution

Base Timer (Max 8 Channels)

Operation mode is selectable from the followings for each channel.

- ■16-bit PWM timer
- ■16-bit PPG timer
- ■16-/32-bit reload timer
- ■16-/32-bit PWC timer

General Purpose I/O Port

This series can use its pins as general purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- ■Capable of pull-up control per pin
- ■Capable of reading pin level directly
- ■Built-in the port relocate function
- ■Up to 48 high-speed general-purpose I/O ports @ 64 pin Package
- ■Some pin is 5 V tolerant I/O. See 4. Pin Description and 5. I/O Circuit Type for the corresponding pins.



Multi-Function Timer (Max 2 Units)

The Multi-function timer is composed of the following blocks.

Minimum resolution: 6.25 ns

- ■16-bit free-run timer × 3 ch./unit
- ■Input capture × 4 ch./unit
- ■Output compare x 6 ch./unit
- ■A/D activation compare × 6 ch./unit
- ■Waveform generator × 3 ch./unit
- ■16-bit PPG timer x 3 ch./unit

The following function can be used to achieve the motor control.

- ■PWM signal output function
- ■DC chopper waveform output function
- ■Dead time function
- ■Input capture function
- ■A/D convertor activate function
- ■DTIF (Motor emergency stop) interrupt function

Real-Time Clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 00 to 99.

- ■Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- ■Timer interrupt function after set time or each set time.
- ■Capable of rewriting the time with continuing the time count.
- ■Leap year automatic count is available.

Quadrature Position/Revolution Counter (QPRC) (1 Channel)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- ■The detection edge of the three external event input pins AIN, BIN, and ZIN is configurable.
- ■16-bit position counter
- ■16-bit revolution counter
- ■Two 16-bit compare registers

Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters.

Operation mode is selectable from the followings for each channel.

- ■Free-running
- ■Periodic (=Reload)
- ■One-shot

Watch Counter

The Watch counter is used for wake up from the low-power consumption mode. It is possible to select the main clock, sub clock, built-in high-speed CR clock or built-in low-speed CR clock as the clock source.

Interval timer: up to 64 s (Max) @ Sub Clock: 32.768 kHz

External Interrupt Controller Unit

- ■External interrupt input pin: Max 16 pins
- ■Include one non-maskable interrupt (NMI)

Watchdog Timer (2 Channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

"Hardware" watchdog timer is clocked by low-speed internal CR oscillator. Therefore, "Hardware" watchdog is active in any power saving mode except STOP.

CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- ■CCITT CRC16 Generator Polynomial: 0x1021
- ■IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7



Clock and Reset

[Clocks]

Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically selectable.

■Main clock: 4 MHz to 48 MHz

■ Sub Clock: 32.768 kHz
■ High-speed internal CR Clock: 4 MHz
■ Low-speed internal CR Clock: 100 kHz

■Main PLL Clock

[Resets]

- ■Reset requests from INITX pin
- ■Power on reset
- ■Software reset
- ■Watchdog timers reset
- ■Low voltage detector reset
- ■Clock supervisor reset

Clock Super Visor (CSV)

Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- ■External OSC frequency anomaly is detected, interrupt or reset is asserted.

Low-Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage has been set, Low-Voltage Detector generates an interrupt or reset.

- ■LVD1: error reporting via interrupt
- ■LVD2: auto-reset operation

Low-Power Consumption Mode

Six low-power consumption modes are supported.

- **■**SLEEP
- **■**TIMER
- **■**RTC
- **■**STOP
- Deep standby RTC (selectable from with/without RAM retention)
- Deep standby stop (selectable from with/without RAM retention)

VBAT

The consumption power during the RTC operation can be reduced by supplying the power supply independent from the RTC (calendar circuit)/32 kHz oscillation circuit. The following circuits can also be used.

- ■RTC
- ■32 kHz oscillation circuit
- ■Power-on circuit
- ■Back up register: 32 bytes
- ■Port circuit

Debug

■ Serial Wire JTAG Debug Port (SWJ-DP)

Unique ID

Unique value of the device (41-bit) is set.

Power Supply

Three Power Supplies (when 64 pin Package)

Two Power Supplies (when 48 pin Package)

- ■Wide range voltage: VCC = 2.7 V to 5.5 V
- ■Power supply for USB I/O: USBVCC = 3.0 V to 3.6 V (when USB is used)

= 2.7 V to 5.5 V (when GPIO is used)

■Power supply for VBAT (only 64 pin Package): VBAT = 2.7 V to 5.5 V



Contents

Fea	tures	1
1.	Product Lineup	7
2.	Packages	8
3.	Pin Assignment	9
4.	Pin Description	. 13
4.1	List of Pin Numbers	. 13
4.2	List of Pin Functions	. 19
5.	//O Circuit Type	. 28
6.	Handling Precautions	. 35
6.1	Precautions for Product Design	. 35
6.2	Precautions for Package Mounting	. 36
6.3	Precautions for Use Environment	. 37
7.	Handling Devices	. 38
8.	Block Diagram	. 41
9.	Memory Size	. 42
10.	Memory Map	. 42
11.	Pin Status in Each CPU State	. 45
12.	Electrical Characteristics	. 52
12.	Absolute Maximum Ratings	. 52
12.2	Recommended Operating Conditions	. 53
12.3	B DC Characteristics	. 57
12.3	3.1 Current Rating	. 57
12.3	3.2 Pin Characteristics	. 64
12.4	AC Characteristics	. 66
12.4	I.1 Main Clock Input Characteristics	. 66
12.4	I.2 Sub Clock Input Characteristics	. 67
12.4	I.3 Built-in CR Oscillation Characteristics	. 67
12.4	I.4 Operating Conditions of Main PLL (In the Case of Using Main Clock for Input Clock of PLL)	. 68
12.4	I.5 Operating Conditions of USB PLL (In the Case of Using Main Clock for Input Clock of PLL)	. 68
12.4	I.6 Operating Conditions of Main PLL (In the Case of Using Built-in High-Speed CR Clock for Input Clock of Main PLL	68 (
12.4	I.7 Reset Input Characteristics	. 69
12.4	I.8 Power-on Reset Timing	. 69
12.4	I.9 GPIO Output Characteristics	. 70
12.4	I.10 Base Timer Input Timing	. 71
12.4	I.11 CSIO/UART Timing	. 72
12.4	I.12 External Input Timing	. 97
12.4	I.13 Quadrature Position/Revolution Counter Timing	. 98
12.4	I.14 I ² C Timing	100
12.4	I.15 JTAG Timing	102
12.5	5 12-bit A/D Converter	103
12.6	3 12-bit D/A Converter	106
12.7	USB Characteristics	107
12.8	3 Low-Voltage Detection Characteristics	111
12.8	3.1 Low-Voltage Detection Reset	
	3.2 Interrupt of Low-Voltage Detection	
12.9		

MB9B360L Series



12.10 WorkFlash Memory Write/Erase Characteristics	112
12.11 Standby Recovery Time	113
12.11.1 Recovery Cause: Interrupt/WKUP	113
12.11.2 Recovery Cause: Reset	115
13. Ordering Information	117
14. Package Dimensions	118
15. Major Changes	123
Document History	
Sales, Solutions, and Legal Information	128



1. Product Lineup

Memory Size

Product Name		MB9BF364K/L	MB9BF365K/L	MB9BF366K/L
MainFlash memory		256 Kbytes	384 Kbytes	512 Kbytes
WorkFlash memory		32 Kbytes	32 Kbytes	32 Kbytes
On-chip SI	RAM	32 Kbytes	48 Kbytes	64 Kbytes
	SRAM0	16 Kbytes	24 Kbytes	32 Kbytes
	SRAM1	8 Kbytes	12 Kbytes	16 Kbytes
	SRAM1	8 Kbytes	12 Kbytes	16 Kbytes

Function

Pin c	Product Name		MB9BF364K MB9BF365K MB9BF366K	MB9BF364L MB9BF365L MB9BF366L	
	count		48	64	
CPU	Freq.		Cortex-M4F, MPU, NVIC 128ch. 160 MHz		
Powe	er supply voltage range		2.7 V to 5.5 V		
	2.0 (Device/Host)		1ch.		
DMA			8ch.		
DST	C		128ch.		
	-function Serial Interface RT/CSIO/LIN/I ² C)		6ch. (Max) (In ch.1, only I ² C is available.)	6ch. (Max)	
	Timer C/Reload timer/PWM/PPG)		8ch. (Max)		
	A/D activation compare	6ch.			
e	Input capture	4ch.			
MF Timer	Free-run timer	3ch.	1 unit 2 units (N	2 units (Max)	
. ⊭	Output compare	6ch.			
2	Waveform generator	3ch.			
	PPG	3ch.			
QPR			1ch.		
	Timer		1 unit		
	-Time Clock		1 unit		
	ch Counter		1 unit		
	Accelerator		Yes		
	chdog Timer		1ch. (SW) + 1ch. (HW)	AC mine (Marx) + NIMI + 4	
I/O P	rnal Interrupts		15 pins (Max) + NMI x 1 33 pins (Max)	16 pins (Max) + NMI x 1 48 pins (Max)	
	it A/D Converter		8ch. (2 units)	15ch. (2 units)	
12-bi	12-bit D/A Converter		2 units (Max)		
CSV	CSV (Clock Super Visor)		Yes		
	LVD (Low-Voltage Detector)		2ch.		
	High speed		4 MHz		
Built-	in CR Low-speed		100 kHz		
Debu	ug Function		SWJ-DP		
Uniq	ue ID		Yes		

Note:

- All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.
 It is necessary to use the port relocate function of the I/O port according to your function use.
- See "12. Electrical Characteristics 12.4. AC Characteristics 12.4.3. Internal CR Oscillation Characteristics" for accuracy of built-in CR.



2. Packages

Package	Product Name	MB9BF364K MB9BF365K MB9BF366K	MB9BF364L MB9BF365L MB9BF366L
LQFP: LQG064 (0.65mm pitch)		-	0
LQFP: LQD064 (0.5mm pitch)		-	0
LQFP: LQA048 (0.5mm pitch)		0	-
QFN: VNC064 (0.5mm pitch)		-	0
QFN: VNA048 (0.5mm pitch)		0	-

O: Supported


Note:

See 14. Package Dimensions for detailed information on each package.



3. Pin Assignment


LQD064/LQG064



Note:




VNC064



Note:




LQA048



Note:



VNA048



Note:



4. Pin Description

4.1 List of Pin Numbers

Pin	No		I/O Circuit	Din Ctata
LQFP64 QFN64	LQFP48 QFN48	Pin Name	I/O Circuit Type	Pin State Type
1	1	VCC	-	-
		P50		
		AINO_0		
2	-	INT00_0	E	K
		TIOA0_0		
		CTS4_0		
		P51		
		BIN0_0		
3	-	INT01_0	E	K
		TIOB0_0		
		RTS4_0		
		P52		
		IC00_0		
4		ZIN0_0		К
4	-	INT02_0	ı	IX.
		TIOA1_0		
		SIN4_0		<u> </u>
	-	P53		
		IC01_0		
5		INT03_0	N	К
3		TIOB1_0		K
		SOT4_0		
		(SDA4_0)		
		P54		
	2	IC02_0		
6	_	INT04_0	N	K
		TIOA2_0		
	-	SCK4_0		
		(SCL4_0) P55		
	-	IC03_0		
7	3	INT05_0	I	К
,	\	TIOB2_0		IX.
		SIN3_0		
		P56		
		FRCK0_0		
	4 INT06_0 N			
8		K		
		SOT3_0		
		(SDA3_0)		



Pin	No		1/0.01	D: 0/ /
LQFP64 QFN64	LQFP48 QFN48	Pin Name	I/O Circuit Type	Pin State Type
		P57		
		DTTI0X_0		
		INT07_0		
9	5	TIOB3_0	N	K
		SCK3_0		
		(SCL3_0)		
		ADTG_0		
		P30		
		RTO00_0		
10	6	AIN0_1	G	К
10		INT08_0		IX.
		TIOA4_0		
		SIN2_0		
		P31		
		RTO01_0		
		BIN0_1		
11	7	INT09_0	G	K
		TIOB4_0		
		SOT2_0		
		(SDA2_0)		
	_	P32		
		RTO02_0		
12	. –	ZIN0_1	G	К
12	8	INT10_0		ı.
		TIOA5_0 SCK2_0		
		(SCL2_0)		
		P33		
		RTO03_0		
13	9	INT11_0	G	K
	9	TIOB5_0		
		SIN4_1		
		P34		
		RTO04_0		
		INT12_0		.,
14	10	TIOA6_0	G	K
		SOT4_1		
		(SDA4_1)		
		P35		
		WKUP2		
		RTO05_0		
15	11	INT13_0	G	Q
		TIOB6_0		
		SCK4_1		
		(SCL4_1)		



Pin	No		I/O Circuit	Din Ctata
LQFP64 QFN64	LQFP48 QFN48	Pin Name	I/O Circuit Type	Pin State Type
16	12	VSS	-	-
47	40	P46		
17	13	X0A	P	S
		P47	_	_
18	14	X1A	Q	Т
19	-	VBAT	-	-
-	15	VCC	-	-
20		P48	0	U
20	-	VREGCTL		U
04		P49		
21	-	VWAKEUP	0	U
22	16	INITX	В	С
23	17	С	-	-
24	18	VSS	-	-
25	19	VCC	-	_
		P40		
26	-	TIOA7_0	E	K
	-	 INT14_0	_	
		P41		
		TIOB7_0		
27		INT15_0	E	Q
2,		ADTG_1		~
		WKUP3		
		PE0		
28	20	MD1	C	E
29	21	MD0	J	D
29	21	PE2	J	U
30	22	X0	A	Α
		PE3		
31	23	X1	A	В
32	24	VSS	-	-
33	-	VCC	-	-
		P10		
		DA0		
	25	TIOA4_1		
34		INT00_1	R	J
		AIN0_2		
		IC03_1 RTO10_0		
	-	P11		
	 	DA1		
		ADTG_2		
		SCS6_0		
35	26	TIOB4_1	R	J
		INT01_1		
		BIN0_2		
		IC02_1		
	-	RTO11_0		



Pin	No		I/O Circuit	Pin State
LQFP64 QFN64	LQFP48 QFN48	Pin Name	Type	Type
		P12		
		AN00		
		SCK6_0		
36	27	TIOA7_1	M	М
30		INT02_1	101	IVI
		ZIN0_2		
		IC01_1		
	-	RTO12_0		
		P13		
		AN01 SOT6_0		
37	28	(SDA6_0)	M	L
37		TIOB7_1	IVI	L
		IC00_1		
	-	RTO13_0		
		P20		
		AN02		
		SIN6_0		
		TIOA0_1		
38	29	 INT03_1	F	0
00		RTCCO_1	'	Ŭ
		SUBOUT_1		
		WKUP1		
		RTO14_0		
39	-			
	30	AVCC	-	-
40	31	AVSS	-	-
41	32	AVRL	-	-
42	33	AVRH	-	-
		P21		
		AN03		
	34	ADTG_3		М
43		SIN0_0	F	
		TIOB0_1		
		INT04_1		
	-	RTO15_0		
		P22		
		AN04		
	35	SOT0_0		
44		(SDA0_0)	F	M
		TIOA1_1		
		INT05_1		
	-	FRCK1_0		
		P23		
		AN05		
	36	SCK0_0		
45		(SCL0_0)	F	М
		TIOB1_1		
		INT06_1		
	-	DTTI1X_0		



Pin	No		UO Oimenit	Din Otata
LQFP64 QFN64	LQFP48 QFN48	Pin Name	I/O Circuit Type	Pin State Type
		P24		
		AN06		
46	_	SCK1_0	F	М
.0		(SCL1_0)		
		INT07_1		
		IC10_0 P25		
		AN07		
		SOT1_0		
47	_	(SDA1_0)	F	М
.,		INT08_1	'	141
		IC11_0		
		CROUT_0		
		P26		
		AN08		
48	-	SIN1_0	F	М
		INT09_1		
		IC12_0		
		P04		
49	37	TDO	E	G
.0	-	SWO	_	
		P03		
50	38	TMS	E	G
50		SWDIO		O
		P02		
51	39	TDI	E	G
		P01		
52	40	TCK	E	G
		SWCLK		
53	44	P00	E	0
53	41	TRSTX		G
		P66		
	40	AN09		
54	42	INT10_1	F	М
		CROUT_1		
	-	IC13_0		
		P65		
		AN10		
		SCK0_1		
		(SCL0_1)		
55	-	TIOA2_1	L	M
		INT11_1		
		RTCCO_0		
		SUBOUT_0		
		P64		
		AN11		
=-		SOT0_1		
56	-	(SDA0_1)	L	М
		TIOB2_1		
		INT12_1		



Pin No			I/O Circuit	Pin State
LQFP64 QFN64	LQFP48 QFN48	Pin Name	Type	Type
		P63		
		AN12		
57		SINO_1	F	M
57	-	TIOA3_1		IVI
		 INT13_1		
		ADTG_4		
		 P62		
		AN13		
58	-	SIN1_1	F	М
		TIOB3_1		
		INT14_1		
		P61		
		AN14		
		ADTG_5		
59	43	SOT1_1	F	М
	-	(SDA1_1)		
		INT15_1		
		UHCONX0		
		IC00_2		
		P60 SCK1_1		
		(SCK1_1)		
60	44	NMIX	- I	F
		WKUP0		
		IC01_2		
61	45	USBVCC	-	-
62	46	P80	Н	В
02	40	UDM0	П	R
63	47	P81	Н	
		UDP0	11	R
64	48	VSS	-	-



4.2 List of Pin Functions

Pin			Pin	No
Function	Pin Name	Function Description	LQFP64 QFN64	LQFP48 QFN48
	ADTG_0		9	5
	ADTG_1		27	-
	ADTG_2	A/D converter external trigger input pin	35	26
	ADTG_3		43	34
	ADTG_4		57	-
	ADTG_5		59	43
	AN00		36	27
	AN01		37	28
	AN02		38	29
	AN03		43	34
ADC	AN04		44	35
,,,,,,,	AN05		45	36
	AN06		46	-
	AN07	A/D converter analog input pin.	47	_
	AN08	ANxx describes ADC ch.xx.	48	_
	AN09		54	42
	AN10		55	-
	AN11		56	_
	AN12		57	_
	AN13		58	_
	AN14		59	43
	TIOA0_0		2	-
Base Timer	TIOA0_1	Base timer ch.0 TIOA pin	38	29
0	TIOB0_0		3	-
Ü	TIOB0_0	Base timer ch.0 TIOB pin	43	34
	TIOA1_0		4	-
Base Timer	TIOA1_0	Base timer ch.1 TIOA pin	44	35
1	TIOB1_0		5	-
'	TIOB1_0	Base timer ch.1 TIOB pin	45	36
	TIOB1_1		6	2
Base Timer	TIOA2_0	Base timer ch.2 TIOA pin	55	-
2	TIOR2_1		7	3
۷	TIOB2_0	Base timer ch.2 TIOB pin	56	
	TIOB2_1		8	4
Dogo Timor	TIOA3_0	Base timer ch.3 TIOA pin	57	-
Base Timer				5
3	TIOB3_0 TIOB3_1	Base timer ch.3 TIOB pin	9 58	-
	TIOB3_1 TIOA4_0		10	6
Dogo Times		Base timer ch.4 TIOA pin	34	
Base Timer	TIOA4_1			25
4	TIOB4_0	Base timer ch.4 TIOB pin	11	7
D T	TIOB4_1	·	35	26
Base Timer	TIOA5_0	Base timer ch.5 TIOA pin	12	8
5	TIOB5_0	Base timer ch.5 TIOB pin	13	9



Pin		Function Description	Pin	No
Function	Pin Name		LQFP64 QFN64	LQFP48 QFN48
Base Timer	TIOA6_0	Base timer ch.6 TIOA pin	14	10
6	TIOB6_0	Base timer ch.6 TIOB pin	15	11
	TIOA7_0	Base times of ZTIOA nin	26	-
Base Timer	TIOA7_1	Base timer ch.7 TIOA pin	36	27
7	TIOB7_0	Dana timor ah 7 TIOD nin	27	-
	TIOB7_1	Base timer ch.7 TIOB pin	37	28
	SWCLK	Serial wire debug interface clock input pin	52	40
	SWDIO	Serial wire debug interface data input / output pin	50	38
	SWO	Serial wire viewer output pin	49	37
Dobugger	TCK	JTAG test clock input pin	52	40
Debugger	TDI	JTAG test data input pin	51	39
	TDO	JTAG debug data output pin	49	37
	TMS	JTAG test mode state input/output pin	50	38
	TRSTX	JTAG test reset Input pin	53	41
	INT00_0	External interrupt request 00 input pin	2	-
	INT00_1		34	25
	INT01_0	Futured intermed resource 04 insulation	3	-
	INT01_1	External interrupt request 01 input pin	35	26
	INT02_0	Futured intermed as a control of insulation	4	-
External	INT02_1	External interrupt request 02 input pin	36	27
Interrupt	INT03_0	Fotomoliston and assessed 00 issued air	5	-
	INT03_1	External interrupt request 03 input pin	38	29
	INT04_0	Futomod into must be supply 04 in suit air	6	2
	INT04_1	External interrupt request 04 input pin	43	34
	INT05_0	Establish and the most OF involving	7	3
	INT05_1	External interrupt request 05 input pin	44	35



D!		Function Description	Pin	No
Pin Function	Pin Name		LQFP64 QFN64	LQFP48 QFN48
	INT06_0	Future all interment required OC insultation	8	4
	INT06_1	External interrupt request 06 input pin	45	36
	INT07_0	External interrupt request 07 input pin	9	5
	INT07_1	External interrupt request of input pin	46	-
	INT08_0	External interrupt request 08 input pin	10	6
	INT08_1	External interrupt request 00 input pin	47	-
	INT09_0	External interrupt request 09 input pin	11	7
	INT09_1	External interrupt request 09 input pin	48	-
	INT10_0	External interrupt request 10 input pin	12	8
External	INT10_1	External interrupt request 10 input pin	54	42
Interrupt	INT11_0	External interrupt request 11 input pin	13	9
тиоттарс	INT11_1	External interrupt request 11 input pin	55	-
	INT12_0	External interrupt request 12 input pin	14	10
	INT12_1	External interrupt request 12 input pin	56	-
	INT13_0	External interrupt request 13 input pin	15	11
	INT13_1	External interrupt request 10 input pin	57	-
	INT14_0	External interrupt request 14 input pin	26	-
	INT14_1	Zinamar maprioquaet i i input pin	58	-
	INT15_0	External interrupt request 15 input pin	27	-
	INT15_1		59	43
	NMIX	Non-Maskable Interrupt input pin	60	44
	P00		53	41
	P01	General-purpose I/O port 0	52	40
	P02		51	39
	P03		50	38
	P04		49	37
	P10		34	25
	P11	General-purpose I/O port 1	35	26
	P12	General-purpose I/O port 1	36	27
	P13		37	28
	P20		38	29
GPIO	P21		43	34
GFIO	P22		44	35
	P23	General-purpose I/O port 2	45	36
	P24		46	-
	P25		47	-
	P26		48	-
	P30		10	6
	P31		11	7
	P32	Conord number 1/0 next 2	12	8
	P33	General-purpose I/O port 3	13	9
	P34	- - -	14	10
ļ	P35		15	11



Pin			Pin	No
Function	Pin Name	Function Description	LQFP64 QFN64	LQFP48 QFN48
	P40		26	-
	P41		27	-
	P46	Canada aumana I/O mart 4	17	13
	P47	General-purpose I/O port 4	18	14
	P48		20	-
	P49		21	-
	P50		2	-
	P51		3	-
	P52	General-purpose I/O port 5	4	-
	P53		5	-
	P54		6	2
	P55		7	3
ODIO	P56		8	4
GPIO	P57		9	5
	P60		60	44
	P61		59	43
	P62		58	-
	P63	General-purpose I/O port 6	57	-
	P64		56	-
	P65		55	-
	P66	1	54	42
	P80	0	62	46
	P81	General-purpose I/O port 8	63	47
	PE0		28	20
	PE2	General-purpose I/O port E	30	22
	PE3		31	23



Pin				No
Function	Pin Name	Function Description	LQFP64 QFN64	LQFP48 QFN48
	SIN0_0	Multi function could interfere als O insultation	43	34
	SIN0_1	Multi-function serial interface ch.0 input pin	57	-
Multi-	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a	44	35
function Serial	SOT0_1 (SDA0_1)	UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I ² C (operation mode 4).	56	-
0	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a CSIO	45	36
	SCK0_1 (SCL0_1)	(operation modes 2) and as SCL0 when it is used in an I ² C (operation mode 4).	55	-
	SIN1_0	Multi-function serial interface ch.1 input pin	48	-
	SIN1_1		58	-
Multi-	SOT1_0 (SDA1_0)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA1 when it is used in an I ² C (operation mode 4). Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a CSIO (operation modes 2) and as SCL1 when it is used in an I ² C (operation mode 4).	47	-
function Serial	SOT1_1 (SDA1_1)		59	43
1	SCK1_0 (SCL1_0)		46	-
	SCK1_1 (SCL1_1)		60	44
	SIN2_0	Multi-function serial interface ch.2 input pin	10	6
Multi- function Serial 2	SOT2_0 (SDA2_0)	Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA2 when it is used in an I ² C (operation mode 4).	11	7
	SCK2_0 (SCL2_0)	Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a CSIO (operation modes 2) and as SCL2 when it is used in an I ² C (operation mode 4).	12	8



			Pin	No
Pin Function	Pin Name	Function Description	LQFP64 QFN64	LQFP48 QFN48
	SIN3_0	Multi-function serial interface ch.3 input pin	7	3
Multi- function Serial	SOT3_0 (SDA3_0)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I ² C (operation mode 4).	8	4
3	SCK3_0 (SCL3_0)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I ² C (operation mode 4).	9	5
	SIN4_0		4	-
	SIN4_1 Multi-function serial interface ch.4 input pin	13	9	
	SOT4_0 (SDA4_0)	Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when it is used in a	5	-
Multi- function	SOT4_1 (SDA4_1)	UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I ² C (operation mode 4).	14	10
Serial 4	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when it is used in a CSIO	6	-
	SCK4_1 (SCL4_1)	(operation modes 2) and as SCL4 when it is used in an I ² C (operation mode 4).	15	11
	CTS4_0	Multi-function serial interface ch.4 CTS input pin	2	-
	RTS4_0	Multi-function serial interface ch.4 RTS output pin	3	-
	SIN6_0	Multi-function serial interface ch.6 input pin	38	29
Multi- function -	SOT6_0 (SDA6_0)	This pin operates as SOT6 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I ² C (operation mode 4).	37	28
Serial 6	SCK6_0 (SCL6_0)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a CSIO (operation modes 2) and as SCL6 when it is used in an I ² C (operation mode 4).	36	27
	SCS6_0	Multi-function serial interface ch.6 serial chip select pin	35	26



				No
Pin Function	Pin Name	Function Description	LQFP64 QFN64	LQFP48 QFN48
	DTTI0X_0	Input signal controlling wave form generator outputs RTO00 to RTO05 of Multi-function timer 0.	9	5
	FRCK0_0	16-bit free-run timer ch.0 external clock input pin	8	4
	IC00_0		4	-
	IC00_1		37	28
	IC00_2		59	43
	IC01_0		5	-
	IC01_1	16-bit input capture ch.0 input pin of Multi-function timer 0.	36	27
	IC01_2	0 1 0	60	44
	IC02_0		6	2
	IC02_1		35	26
Multi-	IC03_0		7	3
function	IC03_1		34	25
Timer 0	RTO00_0 (PPG00_0)	Wave form generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	10	6
	RTO01_0 (PPG00_0)	Wave form generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	11	7
	RTO02_0 (PPG02_0)	Wave form generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	12	8
	RTO03_0 (PPG02_0)	Wave form generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	13	9
	RTO04_0 (PPG04_0)	Wave form generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	14	10
	RTO05_0 (PPG04_0)	Wave form generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	15	11



				No
Pin Function	Pin Name	Function Description	LQFP64 QFN64	LQFP48 QFN48
	DTTI1X_0	Input signal controlling wave form generator outputs RTO10 to RTO15 of Multi-function timer 1.	45	-
	FRCK1_0	16-bit free-run timer ch.1 external clock input pin	44	-
	IC10_0		46	-
	IC11_0	16-bit input capture ch.1 input pin of Multi-function timer 1.	47	-
	IC12_0	ICxx describes channel number.	48	-
	IC13_0		54	-
	RTO10_0 (PPG10_0)	Wave form generator output pin of Multi-function timer 1. This pin operates as PPG10 when it is used in PPG1 output modes.	34	-
Multi- function Timer	RTO11_0 (PPG10_0)	Wave form generator output pin of Multi-function timer 1. This pin operates as PPG10 when it is used in PPG1 output modes.	35	-
1	RTO12_0 (PPG12_0)	Wave form generator output pin of Multi-function timer 1. This pin operates as PPG12 when it is used in PPG1 output modes.	36	-
	RTO13_0 (PPG12_0)	Wave form generator output pin of Multi-function timer 1. This pin operates as PPG12 when it is used in PPG1 output modes.	37	-
	RTO14_0 (PPG14_0)	Wave form generator output pin of Multi-function timer 1. This pin operates as PPG14 when it is used in PPG1 output modes.	38	-
	RTO15_0 (PPG14_0)	Wave form generator output pin of Multi-function timer 1. This pin operates as PPG14 when it is used in PPG1 output modes.	43	-
	AIN0_0		2	-
	AIN0_1	QPRC ch.0 AIN input pin	10	6
Quadrature	AIN0_2		34	25
Position/	BIN0_0		3	-
Revolution	BIN0_1	QPRC ch.0 BIN input pin	11	7
Counter	BIN0_2		35	26
0	ZINO_0	4	4	-
	ZINO_1	QPRC ch.0 ZIN input pin	12	8
	ZIN0_2		36	36




			Pin	No
Pin Function	Pin Name	Function Description	LQFP64 QFN64	LQFP48 QFN48
	RTCCO_0	0.5 seconds pulse output pin of Real-time clock	55	-
Real-time	RTCCO_1	Sub clock output pin	38	29
clock	SUBOUT_0	Cub alogic autout nin	55	-
	SUBOUT_1	Sub clock output pin	38	29
	UDM0	USB device/host D – pin	62	46
USB	UDP0	USB device/host D + pin	63	47
	UHCONX0	USB external pull-up control pin	59	43
Low-Power	WKUP0	Deep standby mode return signal input pin 0	60	44
Consumpti	WKUP1	Deep standby mode return signal input pin 1	38	29
on	WKUP2	Deep standby mode return signal input pin 2	15	11
Mode	WKUP3	Deep standby mode return signal input pin 3	27	-
DAG	DA0	D/A converter ch.0 analog output pin	34	25
DAC	DA1	D/A converter ch.1 analog output pin	35	26
VDAT	VREGCTL	On-board regulator control pin	20	-
VBAT	VWAKEUP	The return signal input pin from a hibernation state	21	-
Reset	INITX	External Reset Input pin. A reset is valid when INITX="L".	22	16
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	28	20
Mode	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	29	21
		1	1	
	VCC	VCC Power supply Pin	-	15
Power			25	19
			33	-
	USBVCC	3.3V Power supply port for USB I/O	61	45
			16	12
GND	VSS	GND Pin	24	18
GND	V 33	GND FIII	32	24
			64	48
	X0	Main clock (oscillation) input pin	30	22
[X1	Main clock (oscillation) I/O pin	31	23
Clock	X0A	Sub clock (oscillation) input pin	17	13
Clock	X1A	Sub clock (oscillation) I/O pin	18	14
	CROUT_0	Built-in high-speed CR-osc clock output port	47	-
	CROUT_1	Built-in high-speed Cix-osc clock output port	54	42
Analog	AVCC	A/D converter and D/A converter analog power supply pin	39	30
Power	AVRH	A/D converter analog reference voltage input pin	42	33
VBAT Power	VBAT	VBAT power supply pin. Backup power supply (battery etc.) and system power supply.	19	-
Analog	AVSS	A/D converter and D/A converter GND pin	40	31
GND	AVRL	A/D converter analog reference voltage input pin	41	32
C pin	С	Power supply stabilization capacity pin	23	17

Note:

While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.




5. I/O Circuit Type





Туре	Circuit	Remarks
С	N-ch Digital input Digital output	 Open drain output CMOS level hysteresis input
Е	P-ch Digital output N-ch Digital output Pull-up resistor control Standby mode control	 CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50 kΩ I_{OH} = -4 mA, I_{OL} = 4 mA
F	P-ch Digital output N-ch Digital output Pull-up resistor control Standby mode control Analog input Input control	 CMOS level output CMOS level hysteresis input With input control Analog input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50 kΩ I_{OH} = -4 mA, I_{OL} = 4 mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off








Туре	Circuit	Remarks
I	P-ch Digital output N-ch Digital output Pull-up resistor control Digital input Standby mode control	 CMOS level output CMOS level hysteresis input With pull-up resistor control 5 V tolerant With standby mode control Pull-up resistor Approximately 50 kΩ I_{OH} = -4 mA, I_{OL} = 4 mA Available to control of PZR registers. When this pin is used as an I²C pin, the digital output P-ch transistor is always off
J	Mode input Mode input	CMOS level hysteresis input
L	P-ch P-ch Digital output N-ch Digital output R Pull-up resistor control Digital input Standby mode control	 CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50 kΩ I_{OH} = -8 mA, I_{OL} = 8 mA When this pin is used as an I²C pin, the digital output P-ch transistor is always off








Туре	Circuit	Remarks
Ο	P-ch P-ch P-ch P-ch P-ch P-ch P-ch P-ch	 CMOS level output CMOS level hysteresis input 5 V tolerant With pull-up resistor control With standby mode control Pull-up resistor Approximately 50 kΩ I_{OH} = -4 mA, I_{OL} = 4 mA For I/O setting, refer to VBAT Domain in the Peripheral Manual
Р	P-ch P-ch P-ch P-ch P-ch P-ch P-ch P-ch	 CMOS level output CMOS level hysteresis input With pull-up resistor control With standby mode control Pull-up resistor Approximately 50 kΩ I_{OH} = -4 mA, I_{OL} = 4 mA For I/O setting, refer to VBAT Domain in the Peripheral Manual







6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-Up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and have established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Document Number: 002-04930 Rev.*B



Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of Styrofoam or other highly static-prone materials for storage of completed board assemblies.

6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases. Dust. or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



7. Handling Devices

Power Supply Pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each POWER pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 µF be connected as a bypass capacitor between VCC and VSS near this device.

Power Supply Pins

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the VCC power supply voltage. As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard VCC value, and the transient fluctuation rate does not exceed 0.1 V/µs at a momentary fluctuation such as switching the power supply.

Crystal Oscillator Circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Sub Crystal Oscillator

This series sub oscillator circuit is low gain to keep the low current consumption.

The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

Surface mount type

Size : More than 3.2 mm x 1.5 mm Load capacitance : Approximately 6 pF to 7 pF


Lead type

Load capacitance : Approximately 6 pF to 7 pF

Using an External Clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1 (PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.





Handling when Using Multi-Function Serial Pin as I²C Pin

If it is using the multi-function serial pin as I²C pins, P-ch transistor of digital output is always disabled.


However, I²C pins need to keep the electrical characteristic like other pins and not to connect to the external I²C bus system with power OFF.

C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (C_S) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7 µF would be recommended for this series.



Mode Pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

Notes on Power-on

Turn power on/off in the following order or at the same time. The device operates normally after all power on.

In the case of 64pin package, VBAT only Power-on is possible when turns all power on and Hibernation control is setting and then except for VBAT turns power off. About Hibernation control, see Chapter 7-2: VBAT Domain (A) in FM4 Family Peripheral Manual (002-04856).

If not using the A/D converter and D/A converter, connect AVCC = VCC and AVSS = VSS.

Turning on: $VBAT \rightarrow VCC \rightarrow USBVCC$

 $\mathsf{VCC} \to \mathsf{AVCC} \to \mathsf{AVRH}$

Turning off: $AVRH \rightarrow AVCC \rightarrow VCC$

 $\mathsf{USBVCC} \to \mathsf{VCC} \to \mathsf{VBAT}$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in Features among the Products with Different Memory Sizes and between Flash Products and MASK Products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up Function of 5 V Tolerant I/O


Please do not input the signal more than VCC voltage at the time of pull-up function use of 5V tolerant I/O.



Handling when Using Debug Pins
When debug pins (TDO/TMS/TDI/TCK/TRSTX or SWO/SWDIO/SWCLK) are set to GPIO or other peripheral functions, only set them as output, do not set them as input.



8. Block Diagram





9. Memory Size

See Memory size in 1. Product Lineup to confirm the memory size.

10. Memory Map

Memory Map (1)

				,-	Peripherals Area
				0x41FF_FFFF	
				!	Reserved
				0x4007_0000	
				0x4006_F000	GPIO
			į		
			- 1		
	_		. :		Reserved
	0xFFFF_FFFF] ;		
		Reserved		0x4006_2000	
	0xE010_0000		į	0x4006_1000	DSTC
		Cortex-M4F Private	1 :	0x4006_0000	DMAC
	0xE000_0000	Peripherals	į		Danamuad
	•	·	1 :	0x4005_0000	Reserved
			į	0x4004_0000	USB ch.0
				_	
		External Device	į		Reserved
		Area		0x4003_C800	
			l i	_	Peripheral Clock Gating
				_	Low Speed CR Prescale
	0x6000_0000			0x4003_B000	RTC/Port Ctrl
			1 :	0x4003_A000	Watch Counter
		Reserved	1	0x4003_9000	CRC
	0x4400 0000			0x4003_8000	MFS
	000_0000	32 Mbytes	1	0x4003 7000	
	0x4200_0000	Bit band alias		0x4003_6000	USB Clock ctrl
	0X1200_0000	21. 24.14 4.140	·'	0x4003_5000	LVD/DS mode
		Peripherals		0x4003_4000	Reserved
	0x4000_0000	· onpiroraio		0x4003_3000	D/AC
	0X1000_0000		!	0x4003_2000	
		Reserved	į	0x4003_1000	Int-Req.Read
	0x2400_0000	110001700	\	0x4003_0000	EXTI
	0X2 100_0000	32 Mbytes	i	0x4002_F000	Reserved
	0x2200_0000	Bit band alias		0x4002_E000	CR Trim
	0.2200_0000	Dit balla allac	1	0X1002_2000	
		Reserved		0x4002_8000	Reserved
	0x2010_0000	110001704	Ì	0x4002_0000	A/DC
	0x200E_0000	WorkFlash I/F	1	0x4002_7000 0x4002_6000	QPRC
	0x200C_0000	WorkFlash	1	0x4002_5000	Base Timer
	_ 0,2000_0000			0x4002_3000 0x4002_4000	PPG
	0x2004_4000	Reserved		5X 1552_4500	
	0x2004_4000 0x2004_0000	SRAM2	į	0x4002 2000	Reserved
	0x2004_0000 0x2003_C000	SRAM1	1	0x4002_2000 0x4002_1000	MFT Unit1
See "●Memory Map (2)"	0x2003_0000	Reserved	į	0x4002_1000 0x4002_0000	MFT Unit0
for the memory size	0x1FFF_8000	SRAM0	1	0.7002_0000	
details.	0x0050_0000	Reserved	 	0x4001_6000	Reserved
	0x0030_0000 0x0040 0000	Security/CR Trim	1	0x4001_5000	Dual Timer
	0.0040_0000	Scounty/OR HIIII	1	0A+001_0000	
				0x4001_3000	Reserved
		MainFlash]	0x4001_3000 0x4001_2000	SW WDT
	0x0000_0000			0x4001_2000	HW WDT
	_ , _ ,		•	0x4001_0000	Clock/Reset
					Reserved
					HACATVAA
				0x4000_1000	Reserved



Memory Map (2)

	MB9BF366K/L		MB9BF365K/L		MB9BF364K/L
0x2008_0000	Reserved	0x2008_0000	Reserved	0x2008_0000	Reserved
0x200C_8000	WorkFlash	0x200C_8000	WorkFlash	0x200C_8000	WorkFlash
0x200C_0000	32 Kbytes	0x200C_0000	32 Kbytes	0x200C_0000	32 Kbytes
0x2004_4000	Reserved	0v2004_2000	Reserved		Reserved
	SRAM2	0x2004_3000	ODAMO	0x2004_2000	
	16 Kbytes		SRAM2 12 Kbytes		SRAM2
0x2004_0000		0x2004_0000	,	0x2004_0000	8 Kbytes SRAM1
	SRAM1 16 Kbytes	0x2003_D000	SRAM1 12 Kbytes	0x2003_E000	8 Kbytes
0x2003_C000	·		Reserved		Reserved
0x2000 0000	Reserved	0x2000_0000		0x2000_0000	
0,2000_0000		0,2000_0000	SRAM0	0,2000_0000	SRAM0
	SRAM0	.	24 Kbytes	0x1FFF_C000	16 Kbytes
0x1FFF_8000	32 Kbytes	0x1FFF_A000			
	Reserved		Reserved		Reserved
0x0050_0000	OD talas as la a	0x0050_0000	OD tring as in a	0x0050_0000	OD takes as in a
0x0040_2000 0x0040_0000	CR trimming Security	0x0040_2000 0x0040_0000	CR trimming Security	0x0040_2000 0x0040_0000	CR trimming Security
0.00040_0000	Reserved	0,000+0_0000	Geeding	0,000+0_0000	Cedunty
0x0008_0000			Reserved		Reserved
		0x0006_0000			
	MainFlash			0x0004_0000	
	512 Kbytes		MainFlash 384 Kbytes		MainFlash 256 Kbytes
0x0000_0000		0x0000_0000		0x0000_0000	



Peripheral Address Map

Start Address	End Address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	AHB	MainFlash I/F register
0x4000_1000	0x4000_FFFF	ALID	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	APB0	Software Watchdog timer
0x4001_3000	0x4001_4FFF	AI DO	Reserved
0x4001_5000	0x4001_5FFF		Dual-Timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_1FFF		Multi-function timer unit1
0x4002_2000	0x4003_FFFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF	APB1	Base Timer
0x4002_6000	0x4002_6FFF	AIDI	Quadrature Position/Revolution Counter
0x4002_7000	0x4002_7FFF		A/D Converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Internal CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt Controller
0x4003_1000	0x4003_1FFF		Interrupt Request Batch-Read Function
0x4003_2000	0x4003_4FFF		Reserved
0x4003_3000	0x4003_3FFF		D/A Converter
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_57FF		Low Voltage Detector
0x4003_5800	0x4003_5FFF		Deep standby mode Controller
0x4003_6000	0x4003_6FFF	APB2	USB clock generator
0x4003_7000	0x4003_7FFF	AI DZ	Reserved
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		CRC
0x4003_A000	0x4003_AFFF		Watch Counter
0x4003_B000	0x4003_BFFF		RTC/Port Ctrl
0x4003_C000	0x4003_C0FF		Low-speed CR Prescaler
0x4003_C100	0x4003_C7FF		Peripheral Clock Gating
0x4003_C800	0x4003_FFFF		Reserved
0x4004_0000	0x4004_FFFF		USB ch.0
0x4005_0000	0x4005_FFFF]	Reserved
0x4006_0000	0x4006_0FFF]	DMAC register
0x4006_1000	0x4006_1FFF	AHB	DSTC register
0x4006_2000	0x4006_EFFF	, "	Reserved
0x4006_F000	0x4006_FFFF	1	GPIO
0x4006_7000	0x41FF_FFFF	1	Reserved
0x200E_0000	0x200E_FFFF		WorkFlash I/F register



11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■INITX=0

This is the period when the INITX pin is the L level.

■INITX=1

This is the period when the INITX pin is the H level.

■SPL=0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to 0.

■SPL=1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to 1.

■Input enabled

Indicates that the input function can be used.

■Internal input fixed at 0

This is the status that the input function cannot be used. Internal input is fixed at L.

■Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

■Setting disabled

Indicates that the setting is disabled.

■Maintain previous state

Maintains the state that was immediately prior to entering the current mode.

If a built-in peripheral function is operating, the output follows the peripheral function.

If the pin is being used as a port, that output is maintained.

■Analog input is enabled

Indicates that the analog input is enabled.

■Trace output

Indicates that the trace function can be used.

■GPIO selected

In Deep standby mode, pins switch to the general-purpose I/O port.

■ Setting prohibition

Prohibition of a setting by specification limitation.



List of Pin Status

Pin Status Type	Function Group	Power-on Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run Mode or Sleep Mode State	RTC	r Mode, Mode, or ode State	Deep Standby RTC Mode or Deep Standby Stop Mode State Power Supply Stable		Return from Deep Standby Mode State
Pin		Power Supply Unstable		Supply able	Power Supply Stable		r Supply able			Power Supply Stable
		-	INITX=0	INITX=1	INITX=1		TX=1	INIT		INITX=1
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
А	Main crystal oscillator input pin/ External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
В	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state
	Main crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	When osc	revious state illation stops* out fixed at 0				
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled



Pin Status Type	Function	Power-on Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run Mode or SLEEP Mode State	RTC	R Mode, Mode, or Mode State	Mode or Do	andby RTC eep Standby ode State	Return from Deep Standby Mode State
Pin Sta	Group	Power Supply Unstable	Power Sta	ble	Power Supply Stable	S	er Supply table	Sta	Supply able	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1		ITX=1		ΓX=1	INITX=1
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
E	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	GPIO selected	Hi-Z / Input enabled	GPIO selected
	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state			GPIO
F	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	WKUP input enabled	Hi-Z / WKUP input enabled	selected
	GPIO selected		enabled	enabled			at 0			Maintain previous state
	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain	Maintain	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
G	GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous state	previous state	Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
	Analog output selected	Setting disabled	Setting disabled	Setting disabled		*2	*3	GPIO	= /	
J	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	Maintain previous state	Maintain previous	Hi-Z / Internal input fixed	selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
	GPIO selected		enabled	enabled		state	at 0			
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain	Maintain	Maintain previous state	GPIO selected	Hi-Z /	
К	Resource other than above selected GPIO	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	previous state	previous state	Hi-Z / Internal input fixed at 0	Internal input fixed at 0	Internal input fixed at 0	GPIO selected
	selected									



Pin Status Type	Function	Power-on Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run Mode or Sleep Mode State	RTC M	Mode, ode, or ode State	Deep Standby RTC Mode or Deep Standby Stop Mode State		Return from Deep Standby Mode State
Pin Sta	Group	Power Supply Unstable		Supply ible	Power Supply Stable		Supply able		Supply able	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1		X=1		ΓX=1	INITX=1
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
L	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled							
	Resource other than above selected GPIO	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled							
M	External interrupt enabled selected Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected



Pin Status Type	Function Group	Power-on Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run Mode or Sleep Mode State	RTC N	Mode, lode, or ode State		ndby RTC ep Standby de State	Return from Deep Standby Mode State
Pin Sta	Group	Power Supply Unstable		Supply able	Power Supply Stable		Supply able		Supply ble	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1		ΓX=1	INIT		INITX=1
		-				SPL=0	SPL=1	SPL=0	SPL=1	-
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled						
	WKUP enabled	Catting	Catting	Cotting			Maintain	WKUP input enabled	WKUP input enabled	
0	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous	Maintain previous	previous state	GPIO	Hi-Z /	GPIO
	Resource other than above selected	Hi-Z	Hi-Z Input enabled	Hi-Z Input enabled	state	state	Hi-Z / Internal input fixed	selected Internal input fixed at 0	Internal input fixed at 0	selected
	GPIO selected		Chablea	Chabled			at 0			
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled							
Р	WKUP enabled						Maintain previous state	WKUP input enabled	Hi-Z / WKUP input enabled	
	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected



Pin Status Type	Function	Power-on Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run Mode or Sleep Mode State	Timer RTC Mo Stop Mo	ode, or	Deep Standby RTC Mode or Deep Standby Stop Mode State		Return from Deep Standby Mode State
Pin Stat	Group	Power Supply Unstable		Supply ible	Power Supply Stable	Power : Sta			Power Supply Stable	
		-	INITX=0	INITX=1	INITX=1	INIT	X=1	INIT	X=1	INITX=1
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
	WKUP enabled	Setting	Setting	Setting			Maintain previous	WKUP input enabled	Hi-Z / WKUP input enabled	
Q	External interrupt enabled selected	disabled	disabled	disabled	Maintain previous	Maintain previous state	state	GPIO selected	Hi-Z /	GPIO selected
	Resource other than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	state	state	Hi-Z / Internal input fixed at 0	Internal input fixed at 0	Internal input fixed at 0	
	GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at "0" Hi-Z / Input enabled	Hi-Z / Internal input fixed at "0" Hi-Z / Input enabled	GPIO selected
R	USB I/O pin	Setting disabled	Setting disabled	Setting disabled	previous state	Hi-Z at trans- mission/ Input enabled/ Internal input fixed at 0 at reception	Hi-Z at trans- mission/ Input enabled/ Internal input fixed at 0 at reception	Hi-Z / Input enabled	Hi-Z / Input enabled	Hi-Z / Input enabled

^{*1:} Oscillation is stopped at Sub timer mode, sub CR timer mode, RTC mode, Stop mode, Deep Standby RTC mode, and Deep Standby Stop mode.

^{*2:} Maintain previous state at timer mode. GPIO selected Internal input fixed at 0 at RTC mode, Stop mode.

^{*3:} Maintain previous state at timer mode. Hi-Z/Internal input fixed at 0 at RTC mode, Stop mode.



List of VBAT Domain Pin Status

VBAT Pin Status Type	Function Group	Power-on Reset *1	INITX Input State	Device Internal Reset State	Run Mode or Sleep Mode State	RTC M	Mode, ode, or de State	Deep Standby RTC Mode or Deep Standby Stop Mode State		Return from Deep Standby Mode State	VBAT RTC Mode State	Return from VBAT RTC Mode State
VBAT		Power Supply Unstable	Power Sup	oply Stable	Power Supply Stable	Power Sup	oply Stable	Power Sup	oply Stable	Power Supply Stable	Power Supply Stable	Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INIT			X=1	INITX=1	-	-
	GPIO selected	Setting disabled	- Maintain previous state	- Maintain previous state	Maintain previous state	SPL=0 Maintain previous state	SPL=1 Maintain previous state	SPL=0 Maintain previous state	SPL=1 Maintain previous state	- Maintain previous state	Setting prohibition	-
S	Sub crystal oscillator input pin / External sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Maintain previous state	Maintain previous state
	GPIO selected	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Setting prohibition	-
Т	External sub clock input selected	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at 0/ or Input enable	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state/When oscillation stops, Hi-Z *2	Maintain previous state/When oscillation stops, Hi-Z *2	Maintain previous state/When oscillation stops, Hi-Z	Maintain previous state/When oscillation stops, Hi-Z *2	Maintain previous state	Maintain previous state	Maintain previous state
U	Resource selected	Hi-Z	Maintain previous	Maintain previous	Maintain previous	Maintain previous	Maintain previous	Maintain previous	Maintain previous	Maintain previous	Maintain previous	Maintain previous
	GPIO selected		state	state	state	state	state	state	state	state	state	state

^{*1:} When VBAT and VCC power on.

^{*2:} When The SOSCNTL bit in the WTOSCCNT Register is "0", Sub crystal oscillator output pin is maintain previous state.

When The SOSCNTL bit in the WTOSCCNT Register is "1", Oscillation is stopped at STOP mode and Deep standby STOP mode.



12. Electrical Characteristics

12.1 Absolute Maximum Ratings

Parameter	Symbol		Rating	Unit	Remarks
Farameter	Syllibol	Min	Max	Ullit	Remarks
Power supply voltage *1, *2	V _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Power supply voltage (for USB)*1, * 3	USBV _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Power supply voltage (VBAT) *1.*4	V _{BAT}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog power supply voltage *1,*5	AV _{CC}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog reference voltage *1,*5	AVRH	V _{SS} - 0.5	V _{SS} + 6.5	V	
		V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5V)	V	Except for USB pin
Input voltage *1	V _i	V _{SS} - 0.5	USBV _{CC} + 0.5 (≤ 6.5V)	V	USB pin
		V _{SS} - 0.5	V _{SS} + 6.5	V	5 V tolerant
Analog pin input voltage *1	V _{IA}	V _{SS} - 0.5	AV _{CC} + 0.5 (≤ 6.5V)	V	
Output voltage *1	Vo	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5V)	V	
			10	mA	4 mA type
"L" level maximum output current *6	I _{OL}	1_	20	mA	8 mA type
L level maximum output current	IOL		20	mA	12 mA type
			22.4	mA	I ² C Fm+
			4	mA	4 mA type
"L" level average output current *7	I _{OLAV}	_	8	mA	8 mA type
= 10 tot attenage catput carroin	OLAV		12	mA	12 mA type
			20	mA	I ² C Fm+
"L" level total maximum output current	∑l _{OL}	-	100	mA	
"L" level total average output current *8	∑I _{OLAV}	-	50	mA	
			- 10	mA	4 mA type
"H" level maximum output current *6	I _{OH}	-	- 20	mA	8 mA type
			- 20	mA	12 mA type
_			- 4	mA	4 mA type
"H" level average output current *7	I _{OHAV}	-	- 8	mA	8 mA type
			- 12	mA	12 mA type
"H" level total maximum output current	∑I _{OH}	-	- 100	mA	
"H" level total average output current *8	∑I _{OHAV}	-	- 50	mA	
Storage temperature	T _{STG}	- 55	+ 150	°C	

^{*1:} These parameters are based on the condition that $V_{SS} = AV_{SS} = 0.0 \text{ V}$.

WARNING:

 Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.
 Do not exceed any of these ratings.

^{*2:} V_{CC} must not drop below V_{SS} - 0.5 V.

^{*3:} USBV_{CC} must not drop below V_{SS} - 0.5 V.

^{*4:} V_{BAT} must not drop below V_{SS} - 0.5 V.

^{*5:} Ensure that the voltage does not exceed V_{CC} + 0.5 V, for example, when the power is turned on.

^{*6:} The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

^{*7:} The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100ms period.

^{*8:} The total average output current is defined as the average current value flowing through all of corresponding pins for a period of 100 ms.



12.2 Recommended Operating Conditions

	Parameter	Symbol	Conditions	Va	alue	Unit	Remarks
•	rai ai iletei	Symbol	Conditions	Min	Max	Ullit	Remarks
Power supply vo	oltage	V _{CC}	=	2.7 *5	5.5	V	
Dower aupply ve	Power supply voltage (for USB)			3.0	3.6 (≤ V _{CC})	V	*1
Power supply vo	ontage (for USB)	USBV _{CC}	-	2.7	5.5 (≤ V _{CC})	V	*2
Power supply vo	oltage (VBAT)	V_{BAT}	-	2.7	5.5	V	
Analog power su	upply voltage	AV _{CC}	-	2.7	5.5	V	AV _{CC} =V _{CC}
Analog reference	e voltage	AVRH	-	*3	AV _{CC}	V	
Smoothing capacitor		Cs	=	1	10	μF	for built-in regulator *6
Operating	Junction temperature	Tj	=	- 40	+ 125	°C	
temperature	Ambient temperature	T _A	=	- 40	*4	°C	

^{*1:} When P81/UDP0 and P80/UDM0 pins are used as USB (UDP0, UDM0).

The calculation formula of the ambient temperature (T_A) is shown below.

 $T_A(Max) = T_J(Max) - P_J(Max) \times \theta_Ja$ Pd: Power dissipation (W)

θja: Package thermal resistance (°C/W)

Pd (Max) = $V_{CC} \times I_{CC}$ (Max) + Σ ($I_{OL} \times V_{OL}$) + Σ (($V_{CC} - V_{OH}$) × (- I_{OH}))

I_{OL}: L level output current I_{OH}: H level output current V_{OL}: L level output voltage V_{OH}: H level output voltage

Package thermal resistance and maximum permissible power for each package are shown below. The operation is guaranteed maximum permissible power or less for semiconductor devices.

Table for Package Thermal Resistance and Maximum Permissible Power

Package	Printed Circuit Board	Thermal resistance θja	Maximum permiss	sible Power (mW)
rackage	Trinica Gircuit Board	(°C/W)	T _A =+85°C	T _A =+105°C
LQA048	Single-layered both sides	87	460	230
(0.5mm pitch)	4 layers	53	755	377
VNA048	Single-layered both sides	30	1333	667
(0.5mm pitch)	4 layers	24	1667	833
LQD064	Single-layered both sides	70	571	286
(0.5mm pitch)	4 layers	45	889	444
LQG064	Single-layered both sides	61	656	328
(0.65mm pitch)	4 layers	40	1000	500
VNC064	Single-layered both sides	24	1667	833
(0.5mm pitch)	4 layers	21	1905	952

WARNING:

Document Number: 002-04930 Rev.*B Page 53 of 128

^{*2:} When P81/UDP0 and P80/UDM0 pins are used as GPIO (P81, P80).

^{*3:} The minimum value of Analog reference voltage depends on the value of compare clock cycle (Tcck). See "5. 12-bit A/D Converter" for the details.

^{*4:} The maximum temperature of the ambient temperature (T_A) can guarantee a range that does not exceed the junction temperature (Tj).

^{*5:} In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR (including Main PLL is used) or built-in Low-speed CR is possible to operate only.

^{*6:} See "C pin" in "Handling Devices" for the connection of the smoothing capacitor.

The recommended operating conditions are required to ensure the normal operation of the semiconductor device. All of the
device's electrical characteristics are warranted when the device is operated under these conditions.
 Any use of semiconductor devices will be under their recommended operating condition.



Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.



Calculation Method of Power Dissipation (Pd)

The power dissipation is shown in the following formula.

 $Pd = V_{CC} \times I_{CC} + \Sigma (I_{OL} \times V_{OL}) + \Sigma ((V_{CC} - V_{OH}) \times (-I_{OH}))$

 I_{OL} : "L" level output current I_{OH} : "H" level output current V_{OL} : "L" level output voltage V_{OH} : "H" level output voltage

 $\ensuremath{I_{\text{CC}}}$ is a current consumed in device. It can be analyzed as follows.

 $I_{CC} = I_{CC}(INT) + \Sigma I_{CC}(IO)$

I_{CC}(INT): Current consumed in internal logic and memory, etc. through regulator

ΣI_{CC}(IO): Sum of current (I/O switching current) consumed in output pin

For I_{CC} (INT), it can be anticipated by "12.3.1 Current Rating" in "12.3 DC Characteristics" (This rating value does not include I_{CC} (IO) for a value at pin fixed).

For Icc (IO), it depends on system used by customers.

The calculation formula is shown below.

 $I_{CC}(IO) = (C_{INT} + C_{EXT}) \times V_{CC} \times fsw$

C_{INT}: Pin internal load capacitance

 C_{EXT} : External load capacitance of output pin

 f_{SW} : Pin switching frequency

Parameter	Symbol	Conditions	Capacitance Value
		4 mA type	1.93 pF
Pin internal load capacitance	C _{INT}	8 mA type	3.45 pF
		12 mA type	3.42 pF

Calculate I_{CC} (Max) as follows when the power dissipation can be evaluated.


- 1. Measure current value I_{CC} (Typ) at normal temperature (+25°C).
- 2. Add maximum leak current value Icc (leak_max) at operating on a value in (1).

 $I_{CC}(Max) = I_{CC}(Typ) + I_{CC}(leak_max)$

Parameter	Symbol	Conditions	Current Value
		Tj = +125 °C	28 mA
Maximum leak current at operating	Icc(leak_max)	Tj = +105 °C	17 mA
		Tj = +85 °C	13 mA



Current Explanation Diagram





12.3 DC Characteristics

12.3.1 Current Rating

	ent Kating Sumbol	Pin	Conditi	lana	Fraguency*4	Va	lue	I Init	Domorko
Parameter	Symbol	Name	Conditi	ions	Frequency*4	Typ* ¹	Max*2	Unit	Remarks
					160 MHz	44	72		
					144 MHz	40	67		
					120 MHz	34	60		
					100 MHz	29	55		*3
					80 MHz	23	48	mA	When all peripheral
					60 MHz	18	42		clocks are ON
					40 MHz	13	37		
					20 MHz	7.7	31		
D			N		8 MHz	4.6	27		
Power		VCC	Normal	*5 *6	4 MHz	3.6	26		
supply current	Icc	VCC	operation (PLL)	*5, *6	160 MHz	30	58		
Current			(1 LL)		144 MHz	27	54		
					120 MHz	23	49		
					100 MHz	20	46		*0
					80 MHz	16	41	m A	*3
					60 MHz	13	38	mA	When all peripheral clocks are OFF
					40 MHz	9	33		GIOGRA GIO OI I
					20 MHz	5.7	30	1	
					8 MHz	3.7	27		
					4 MHz	3	26		

Parameter	Symbol	Pin	Conditio	no	Frequency* ⁷		lue	Unit	Remarks											
Parameter	Symbol	Name	Conditio	ns	Frequency	Typ* ¹	Max*2	Unit	Remarks											
					160 MHz	64	101													
					144 MHz	60	96													
					120 MHz	52	88													
					100 MHz	46	81		*3											
					80 MHz	39	73	mA	When all peripheral											
					60 MHz	32	65]	clocks are ON											
					40 MHz	25	58													
					20 MHz	15	47													
D			Managal		8 MHz	7.8	39													
Power		V/CC	Normal	*0	4 MHz	5.2	36													
supply current	I _{cc}	VCC	operation	*8	160 MHz	47	80													
Current			(PLL)		144 MHz	43	75													
					120 MHz	39	71													
						I					100 MHz	35	66		*0					
						80 MHz	30	61	mA	*3 When all peripheral										
					60 MHz	25	55	IIIA	clocks are OFF											
																40 MHz	20	50]	CIOCKS are OFF
					20 MHz	13	42													
			8 MHz	6.7	36															
					4MHz	4.6	34													

^{*1:} T_A=+25 °C, V_{CC}=3.3 V

^{*2:} Tj=+125 °C, V_{CC}=5.5 V

^{*3:} When all ports are input and are fixed at "0".

^{*4:} Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK/2

^{*5:} When operating flash accelerator mode and trace buffer function (FRWTR.RWT = 10, FBFCR.BE = 1)

^{*6:} Data access is nothing to MainFlash memory

^{*7:} Frequency is a value of HCLK. PCLK0=PCLK2=HCLK/2, PCLK1=HCLK

^{*8:} When stopping flash accelerator mode and trace buffer function (FRWTR.RWT = 10, FBFCR.BE = 0)



D	0	Pin	0	_	Frequency*4	Val	ue	11!1	Damada
Parameter	Symbol	Name	Conditions	Conditions		Typ* ¹	Max*2	Unit	Remarks
					72 MHz	41	75		
					60 MHz	36	69		
					48 MHz	31	64		
					36 MHz	25	57	mA	*3 When all peripheral
					24 MHz	18	50	1,	clocks are ON
					12 MHz	11	42		
Power			Normal		8 MHz	8.1	39		
supply	Icc	VCC	operation	*5	4 MHz	5.4	37		
current			(PLL)		72 MHz	32	63		
					60 MHz	28	58		
					48 MHz	24	54	Ī	
					36 MHz	20	50		*3
					24 MHz	15	45	mA	When all peripheral clocks are OFF
					12 MHz	9.1	38		CIOURS are OFF
					8 MHz	6.9	36		
					4 MHz	4.6	34	1	

^{*1:} T_A =+25 °C, V_{CC} =3.3 V

^{*5:} When 0 wait-cycle mode (FRWTR.RWT = 00, FSYNDN.SD = 00)

D	0	Pin	0		5 +4	Val		11!1	Damada
Parameter	Symbol	Name	Conditions		Frequency*4	Typ* ¹	Max*2	Unit	Remarks
			Normal operation	*=	4 MHz	3.3	29	mA	*3 When all peripheral clocks are ON
Power supply I _{CC}			(built-in high-speed CR)		4 IVITIZ	2.8	29	mA	*3 When all peripheral clocks are OFF
		vcc	Normal operation	*5	32 kHz	0.51 27	mA	*3 When all peripheral clocks are ON	
current	ICC	Normal operation (built-in low-speed CR)	(sub oscillation)			0.50	27	mA	*3 When all peripheral clocks are OFF
			operation	*5	*5 100 kHz	0.54	27	mA	*3 When all peripheral clocks are ON
			`			0.52	27	mA	*3 When all peripheral clocks are OFF

^{*1:} T_A =+25 °C, V_{CC} =3.3 V

^{*2:} Tj=+125 °C, V_{CC}=5.5 V

^{*3:} When all ports are input and are fixed at "0".

^{*4:} Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK

^{*2:} Tj=+125 °C, V_{CC}=5.5 V

^{*3:} When all ports are input and are fixed at "0".

^{*4:} Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK/2

^{*5:} When 0 wait-cycle mode (FRWTR.RWT = 00, FSYNDN.SD = 000)



		Pin			Va	lue		
Parameter	Symbol	Name	Conditions	Frequency*4	Typ* ¹	Max* ²	Unit	Remarks
				160 MHz	28	58		
				144 MHz	25	55		
				120 MHz	21	50		
				100 MHz	18	46		*3
				80 MHz	15	43	mA	When all peripheral
				60 MHz	12	39		clocks are ON
				40 MHz	8.8	36		
				20 MHz	5.6	32		
				8 MHz	3.8	30		
Power		\/CC	Sleep	4 MHz	3.2	29		
supply	I _{CCS}	VCC	operation	160 MHz	14	44		
current			(PLL)	144 MHz	13	43		
				120 MHz	11	40		
				100 MHz	9.7	38		
				80 MHz	8.1	36	mA	*3 When all peripheral
				60 MHz	6.7	34	IIIA	clocks are OFF
				40 MHz	5.2	32		
				20 MHz	3.7	30		
				8 MHz	2.9	29		
				4 MHz	2.6	29		

_		Pin		5	Va	lue		
Parameter	Symbol	Name	Conditions	Frequency*5	Typ* ¹	Max*2	Unit	Remarks
				72 MHz	19	47		
				60 MHz	16	43		
				48 MHz	13	40		
				36 MHz	10	37	mA	*3 When all peripheral
	ır .			24 MHz	7.8	34	1	clocks are ON
				12 MHz	5.2	31		
Power			Sleep	8 MHz	4.3	31 30 29 36		
supply	I _{ccs}	VCC	operation	4 MHz	3.5			
current			(PLL)	72 MHz	8.8	36		
				60 MHz	7.7	35		
				48 MHz	6.6	34	1	
				36 MHz	5.5	32		*3
				24 MHz	4.4	31	mA	When all peripheral
				12 MHz	3.4	30	1	clocks are OFF
			-	8 MHz	3	29	1	
				4 MHz	2.7	29	1	

^{*1:} $T_A=+25$ °C, $V_{CC}=3.3$ V

^{*2:} Tj=+125 °C, V_{CC}=5.5 V

^{*3:} When all ports are input and are fixed at "0".

^{*4:} Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK/2

^{*5:} Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK



		Pin		4	Val	ue		
Parameter	Symbol	Name	Conditions	Frequency*4	Typ* ¹	Max* ²	Unit	Remarks
			Sleep operation	4 MHz	1.3	27	mA	*3 When all peripheral clocks are ON
Power		ccs VCC	(built-in high-speed CR)		0.91	27	mA	*3 When all peripheral clocks are OFF
			Sleep operation (sub oscillation)	32 kHz	0.49	27	mA	*3 When all peripheral clocks are ON
supply current	I _{ccs}				0.48	27	mA	*3 When all peripheral clocks are OFF
			Sleep operation (built-in low-speed CR)	100 kHz	0.51	27	mA	*3 When all peripheral clocks are ON
					0.49	27	mA	*3 When all peripheral clocks are OFF

^{*1:} T_A=+25 °C, V_{CC}=3.3 V

^{*2:} Tj=+125 °C, V_{CC}=5.5 V

^{*3:} When all ports are input and are fixed at "0".

^{*4:} Frequency is a value of HCLK. PCLK0=PCLK1=PCLK2=HCLK/2



_		Pin		_	Va	lue		
Parameter	Symbol	Name	Conditions	Frequency	Typ*1	Max*2	Unit	Remarks
					0.25	1.0	mA	*3, *4 T _A =+25°C
	I _{CCH}		STOP mode	-	-	11	mA	*3, *4 T _A =+85°C
					-	14	mA	*3, *4 T _A =+105°C
			TIMER mode (built-in		0.54	1.54	mA	*3, *4 T _A =+25°C
				4 MHz	-	12 mA	mA	*3, *4 T _A =+85°C
			high-speed CR)		-	15	mA	*3, *4 T _A =+105°C
					0.25	1.0 mA 11 mA 14 mA	*3, *4 T _A =+25°C	
Power supply current	I _{CCT}	vcc	TIMER mode (sub oscillation)	32 kHz	-		*3, *4 T _A =+85°C	
					-		*3, *4 T _A =+105°C	
			TIMED made		0.26	1.0	mA	*3, *4 T _A =+25°C
			TIMER mode (built-in low-speed CR)	100 kHz	-	11	mA	*3, *4 T _A =+85°C
1			low-speed CR)		-	14	mA	*3, *4 T _A =+105°C
					0.25	1.0	mA	*3, *4 T _A =+25°C
	I _{CCR}		RTC mode (sub oscillation)	32 kHz	-	11	mA	*3, *4 T _A =+85°C
			,		-	14	mA	*3, *4 T _A =+105°C

^{*1:} V_{CC}=3.3 V

^{*2:} V_{CC}=5.5 V

^{*3:} When all ports are input and are fixed at "0".

^{*4:} When LVD is OFF



		Pin	0	_	٧	alue							
Parameter	Symbol	Name	Conditions	Frequency	Typ ^{*1}	Max*2	Unit	Remarks					
			Deep standby		27	140	μА	*3, *4 T _A =+25°C					
			STOP mode (When RAM is		-	590	μΑ	*3, *4 T _A =+85°C					
	I _{CCHD}		OFF)*6	_	-	770	μА	*3, *4 T _A =+105°C					
	ICCHD		Deep standby STOP mode (When RAM is		32	180	μΑ	*3, *4 T _A =+25°C					
					-	870	μΑ	*3, *4 T _A =+85°C					
		VCC	ON)*6		-	1200	μΑ	*3, *4 T _A =+105°C					
		100	Deep standby	TC mode Nhen RAM is - 590 µA	27	140	μΑ	*3, *4 T _A =+25°C					
			(When RAM is		μΑ	*3, *4 T _A =+85°C							
Power supply	I _{CCRD}		OFF)*7	32 kHz	-	770	μΑ	*3, *4 T _A =+105°C					
current	ICCRD		Deep standby RTC mode (When RAM is					Deep standby	32 KI IZ	32	180	μΑ	*3, *4 T _A =+25°C
					-	870	μΑ	*3, *4 T _A =+85°C					
			ON)*7		-	1200	μΑ	*3, *4 T _A =+105°C					
					0.015	0.14	μΑ	*3, *4, *5 T _A =+25°C					
			RTC stop*9	-	-	4.0	μΑ	*3, *4, *5 T _A =+85°C					
Iccv	I _{CCVBAT}	VBAT			-	9.4	μA	*3, *4, *5 T _A =+105°C					
	CCARAI	VDAI			1.3	2.4	μΑ	*3, *4 T _A =+25°C					
			RTC operation*8, *9	32 kHz	-	6.2	μА	*3, *4 T _A =+85°C					
					-	12	μΑ	*3, *4 T _A =+105°C					

^{*1:} V_{CC}=3.3 V

^{*2:} V_{CC}=5.5 V

^{*3:} When all ports are input and are fixed at "0".

^{*4:} When LVD is OFF

^{*5:} When sub oscillation is OFF

^{*6:} When 48 pin Package, add supply current of RTC stop.

^{*7:} When 48 pin Package, add supply current of RTC operation.

^{*8:} When using the crystal oscillator of 32 kHz (including the current consumption of the oscillation circuit).

^{*9:} In the case of setting RTC after VCC power on.



_		Pin			Value				
Parameter	Symbol	Name	Conditions	Min	Тур	Max	Unit	Remarks	
Low-voltage detection circuit (LVD) power supply current	I _{CCLVD}		At operation	-	4	7	μΑ	For occurrence of interrupt	
Main flash memory write/erase current	I _{CCFLASH}	vcc	At Write/Erase	-	13.4	15.9	mA		
Work flash memory write/erase current	Iccwflash		At Write/Erase	-	11.5	13.6	mA		

Peripheral Current Dissipation

Clock	Dorinharal	l loit	Fre	quency (M	lHz)	l lmi4	Remarks
System	Peripheral	Unit	40	80	160	Unit	Remarks
	GPIO	All ports	0.21	0.43	0.92		
HCLK -	DMAC	-	0.71	1.43	2.74	^	
	DSTC	-	0.36	0.72	1.46	mA	
	USB	1ch.		0.80	1.60		
	Base timer	4ch.	0.18	0.36	0.70		
	Multi-functional timer/PPG	1 unit/4ch.	0.57	1.13	2.24		
PCLK1	Quadrature position/Revolution counter	1 unit	0.04	0.08	0.16	mA	
	A/DC	1 unit	0.21	0.40	0.79		
PCLK2	Multi-function serial	1ch.	0.33	0.67	-	mA	



12.3.2 Pin Characteristics

 $(V_{CC} = USBV_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

					Value			
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
"H" level input		CMOS hysteresis input pin, MD0, MD1	-	V _{cc} ×0.8	-	V _{CC} + 0.3	V	
voltage (hysteresis	V _{IHS}	5V tolerant input pin	-	V _{CC} ×0.8	-	V _{SS} + 5.5	V	
input)	Input pir doubled Fm+ CMOS hysteres input pir MD0, M 5V tolers input pir hysteresis nput) VILS 5V tolers input pir	Input pin doubled as I ² C Fm+	-	V _{CC} ×0.7	-	V _{SS} + 5.5	V	
"L" level input		CMOS hysteresis input pin, MD0, MD1	-	V _{ss} - 0.3	-	V _{cc} ×0.2	V	
(hysteresis	V _{ILS}	5V tolerant input pin	-	V _{SS} - 0.3	-	V _{CC} ×0.2	V	
input)		Input pin doubled as I ² C Fm+	-	V _{SS}	-	V _{cc} ×0.3	V	
		4mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -2 \text{ mA}$	V _{cc} - 0.5	-	V _{cc}	V	
		8mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -8 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$	V _{cc} - 0.5	-	V _{cc}	V	
"H" level output voltage	V _{он}	12mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -12 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -8 \text{ mA}$	V _{CC} - 0.5	-	V _{cc}	V	
		The pin doubled as USB I/O	USBV _{CC} ≥ 4.5 V, I_{OH} = - 20.5 mA USBV _{CC} < 4.5 V, I_{OH} = - 13.0 mA	- USBV _{CC} - 0.4	-	USBV _{cc}	V	
		The pin doubled as I ² C Fm+	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -3 \text{ mA}$	V _{CC} - 0.5	-	V _{cc}	V	At GPIO



					Value			
Parameter	Symbol	Pin Name	Conditions	Min	Тур	Max	Unit	Remarks
		4 mA type	V _{CC} ≥ 4.5 V, I _{OL} = 4 mA	V _{SS}	_	0.4	V	
		4 mA type	V_{CC} < 4.5 V, I_{OL} = 2 mA	V _{SS}	-	0.4	V	
		8 mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = 8 \text{ mA}$	- V _{ss}	_	0.4	V	
		o ma type	$V_{CC} < 4.5 \text{ V},$ $I_{OH} = 4 \text{ mA}$	VSS	_	0.4	V	
		12 mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 12 \text{ mA}$	- V _{ss}		0.4	V	
"L" level output voltage	V _{OL}	/oL	V_{CC} < 4.5 V, I_{OL} = 8 mA	VSS		0.4	V	
		The pin doubled as	$USBV_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 18.5 \text{ mA}$	V _{SS}	_	0.4	V	
		USB I/O	$\begin{array}{c} \text{USBV}_{\text{CC}} < 4.5 \text{ V,} \\ \text{I}_{\text{OL}} = 10.5 \text{ mA} \end{array}$	V 55		0.4	ľ	
			$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = 4 \text{ mA}$	V _{SS}				At GPIO
		The pin doubled as I ² C Fm+	V_{CC} < 4.5 V, I_{OH} = 3 mA		-	0.4	V	71. 01.10
			$V_{CC} \le 5.5 \text{ V},$ $I_{OH} = 20 \text{ mA}$					At I ² C Fm+
Input leak current	I _{IL}	-	-	- 5	-	+ 5	μΑ	
Pull-up resistor	В	Pull-up pin	V _{CC} ≥ 4.5 V	25	50	100	kΩ	
value	R _{PU}	Pull-up pill	V _{CC} < 4.5 V	30	80	200	KZZ	
Input capacitance	C _{IN}	Other than VCC, USBVCC, VBAT, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	



12.4 AC Characteristics


12.4.1 Main Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Doromotor	Cumbal	Pin	Canditions	Va	lue	l lmit	Remarks
Parameter	Symbol	Name	Conditions	Min	Max	Unit	Remarks
			V _{CC} ≥ 4.5 V	4	48	MHz	When erretal applicator is connected
Input frequency	f _{CH}		V _{CC} < 4.5 V	4	20	IVIITZ	When crystal oscillator is connected
input frequency	ICH		V _{CC} ≥ 4.5 V	4	48	MHz	When using external clock
			$V_{CC} < 4.5 \text{ V}$	4	20 When using external clock 250 ns When using external clock 250 When using external clock 55 % When using external clock	When using external clock	
Input clock cycle		X0,	V _{CC} ≥ 4.5 V	20.83	250	nc	When using external clock
input clock cycle	t _{CYLH}	X1	$V_{CC} < 4.5 \text{ V}$	50	250	115	When using external clock
Input clock pulse width	-		P _{WH} /t _{CYLH} , P _{WL} /t _{CYLH}	45	55	%	When using external clock
Input clock rising time and falling time	t _{CF} , t _{CR}		-	-	5	ns	When using external clock
	f _{CC}	-	-	-	160	MHz	Base clock (HCLK/FCLK)
Internal operating	f _{CP0}	-	-	-	80	MHz	APB0 bus clock*2
clock*1 frequency	f _{CP1}	-	-	-	160	MHz	APB1 bus clock*2
	f _{CP2}	-	-	-	80	MHz	APB2 bus clock*2
	t _{CYCC}	-	-	6.25	-	ns	Base clock (HCLK/FCLK)
Internal operating	t _{CYCP0}	-	-	12.5	-	ns	APB0 bus clock*2
clock*1 cycle time	t _{CYCP1}	-	-	6.25	-	ns	APB1 bus clock*2
	t _{CYCP2}	-	-	12.5	-	ns	APB2 bus clock*2

^{*1:} For more information about each internal operating clock, see CHAPTER 2-1: Clock in FM4 Family Peripheral Manual Main part (002-04856).

^{*2:} For about each APB bus which each peripheral is connected to, see 8. Block Diagram in this data sheet.






12.4.2 Sub Clock Input Characteristics

 $(V_{BAT} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin	Conditions		Value			Remarks
Farameter	Syllibol	Name	Conditions	Min	Тур	Max	Unit	Remarks
Input frequency	1/ t _{CYLL}		-	-	32.768	-	kHz	When crystal oscillator is connected
		X0A,	-	32	-	100	kHz	When using external clock
Input clock cycle	t _{CYLL}	X1A	-	10	-	31.25	μs	When using external clock
Input clock pulse width	-		P _{WH} /t _{CYLL} , P _{WL} /t _{CYLL}	45	-	55	%	When using external clock



In the case of 48 pin Package, V_{BAT} is V_{CC}.

12.4.3 Built-in CR Oscillation Characteristics

Built-in High-Speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Conditions		Value			Remarks
Parameter	Symbol	Conditions	Min	Min Typ Max		Unit	Remarks
		T _J = -20°C to +105°C	3.92	4	4.08		NA/L- are design as the
Clock frequency	f _{CRH}	T _J = - 40°C to +125°C	3.88	4	4.12	MHz	When trimming *
		T _J = - 40°C to +125°C	3	4	5		When not trimming
Frequency stabilization time	t _{CRWT}	-	-	-	30	μS	*2

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency/temperature trimming.

Built-in Low-Speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter Sy	Symbol Condition		Value			Unit	Remarks	
	Syllibol	Condition	Min	Тур	Max	Oilit	Remarks	
Clock frequency	f _{CRL}	-	50	100	150	kHz		

^{*2:} This is the time to stabilize the frequency of high-speed CR clock after setting trimming value. This period is able to use high-speed CR clock as source clock.



12.4.4 Operating Conditions of Main PLL (In the Case of Using Main Clock for Input Clock of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Value			Unit	Remarks
Farameter	Gyillboi	Min	Тур	Max	Onit	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	200	-	-	μs	
PLL input clock frequency	f _{PLLI}	4	-	16	MHz	
PLL multiplication rate	-	13	-	80	multiplier	
PLL macro oscillation clock frequency	f _{PLLO}	200	-	320	MHz	
Main PLL clock frequency*2	f _{CLKPLL}	-	-	160	MHz	

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

12.4.5 Operating Conditions of USB PLL (In the Case of Using Main Clock for Input Clock of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Cumbal	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Onit	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	f _{PLLI}	4	-	16	MHz	
PLL multiplication rate	-	13	-	80	multiplier	
PLL macro oscillation clock frequency	f _{PLLO}	200	-	320	MHz	
USB clock frequency*2	f _{CLKSPLL}	-	-	48	MHz	After the M frequency division

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

12.4.6 Operating Conditions of Main PLL (In the Case of Using Built-in High-Speed CR Clock for Input Clock of Main PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol		Value		Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time* ¹ (LOCK UP time)	t _{LOCK}	200	-	-	μs	
PLL input clock frequency	f _{PLLI}	3.8	4	4.2	MHz	
PLL multiplication rate	-	50	-	75	multiplier	
PLL macro oscillation clock frequency	f _{PLLO}	190	-	320	MHz	
Main PLL clock frequency*2	f _{CLKPLL}	-	-	160	MHz	

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

Note:

 Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency and temperature has been trimmed.

Document Number: 002-04930 Rev.*B

^{*2:} For more information about Main PLL clock (CLKPLL), see CHPATER 2-1: Clock in FM4 Family Peripheral Manual Main part (002-04856).

^{*2:} For more information about USB clock, see CHAPTER 2-2: USB Clock Generation in FM4 Family Peripheral Manual Communication Macro part (002-04862).

^{*2:} For more information about Main PLL clock (CLKPLL), see CHAPTER 2-1: Clock in FM4 Family Peripheral Manual Main part (002-04856).



12.4.7 Reset Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter Symb		Symbol Pin Condition		Va	lue	Unit	Remarks	
T di dinotoi	Cymbol	Name Condition		Min	Max	Oint	Kemarks	
Reset input time	t _{INITX}	INITX	-	500	-	ns		

12.4.8 Power-on Reset Timing


$$(V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$$

Parameter	Symb	Symb Pin Conditions			Value	Unit	Remark	
Farameter	ol	Name	Conditions	Min	Тур	Max	Oill	s
Power supply shut down time	t _{OFF}		-	50	-	-	ms	*1
Power ramp rate	dV/dt	VCC	V _{CC} : 0.2V to 2.70V	1.3	-	1000	mV/μ s	*2
Time until releasing Power-on reset	t _{PRT}		-	0.33	-	0.60	ms	

^{*1:} V_{CC} must be held below 0.2V for a minimum period of t_{OFF}. Improper initialization may occur if this condition is not met.

Note:

- t_{OFF} must be satisfied. When t_{OFF} cannot be satisfied, assert external reset (INITX) at power-up and at any brownout event.



Glossary

□ VDH: detection voltage of Low-Voltage detection reset. See 12.8 Low-Voltage Detection Characteristics.

^{*2:} This dV/dt characteristic is applied at the power-on of cold start (t_{OFF}>50ms).




12.4.9 GPIO Output Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin Name	Conditions	Value		Unit
				Min	Max	Oilit
Output frequency	t _{PCYCLE}	Pxx*	V _{CC} ≥ 4.5 V	-	50	MHz
			V _{CC} < 4.5 V	-	32	MHz

*: GPIO is a target.






12.4.10 Base Timer Input Timing

Timer Input Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


				Value			
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit	Remarks
Input pulse width	t _{TIWH} , t _{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2t _{CYCP}	-	ns	



Trigger Input Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Dovemeter		D' N		Va	lue		
Parameter	Symbol	Pin Name	Conditions	Min	Max	Unit	Remarks
Input pulse width	t _{TRGH} , t _{TRGL}	TIOAn/TIOBn (when using as TGIN)	-	2t _{CYCP}	-	ns	



Note:

t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which the Base Timer is connected to, see 8. Block Diagram in this data sheet.



12.4.11 CSIO/UART Timing


Synchronous Serial (SPI = 0, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

		Pin		V _{cc} <	4.5 V	V _{CC} ≥ 4	1.5 V	
Parameter	Symbol	Name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↓→SOT delay time	t _{SLOVI}	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns
SIN→SCK↑ setup time	t _{IVSHI}	SCKx, SINx	clock operation	50	-	30	-	ns
SCK↑→SIN hold time	t _{SHIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↓→SOT delay time	t _{SLOVE}	SCKx, SOTx	Fortess all als 10	-	50	-	30	ns
SIN→SCK↑ setup time	t _{IVSHE}	SCKx, SINx	External shift clock	10	-	10	-	ns
SCK↑→SIN hold time	t _{SHIXE}	SCKx, SINx	operation	20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{ pF}$.










Synchronous Serial (SPI = 0, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

_		Pin		V _{CC} < 4.	5 V	V _{CC} ≥ 4.	5 V	
Parameter	Symbol	Name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↑→SOT delay time	t _{SHOVI}	SCKx, SOTx	Internal shift	- 30	+ 30	- 20	+ 20	ns
SIN→SCK↓ setup time	t _{IVSLI}	SCKx, SINx	clock operation	50	-	30	-	ns
SCK↓→SIN hold time	t _{SLIXI}	SCKx, SINx	+ +	0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↑→SOT delay time	t _{SHOVE}	SCKx, SOTx		-	50	-	30	ns
SIN→SCK↓ setup time	t _{IVSLE}	SCKx, SINx	External shift clock operation	10	-	10	-	ns
SCK↓→SIN hold time	t _{SLIXE}	SCKx, SINx	'	20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx	1	-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{ pF}$.










Synchronous Serial (SPI = 1, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

		Pin		V _{CC} < 4	.5 V	V _{CC} ≥ 4	.5 V	
Parameter	Symbol	Name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↑→SOT delay time	t _{SHOVI}	SCKx, SOTx	Latana al ala W	- 30	+ 30	- 20	+ 20	ns
SIN→SCK↓ setup time	t _{IVSLI}	SCKx, SINx	Internal shift clock	50	-	30	-	ns
SCK↓→SIN hold time	t _{SLIXI}	SCKx, SINx	operation	0	-	0	-	ns
SOT→SCK↓ delay time	t _{SOVLI}	SCKx, SOTx		2t _{CYCP} - 30	-	2t _{CYCP} - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↑→SOT delay time	t _{SHOVE}	SCKx, SOTx		-	50	-	30	ns
SIN→SCK↓ setup time	t _{IVSLE}	SCKx, SINx	External shift clock	10	-	10	-	ns
SCK↓→SIN hold time	t _{SLIXE}	SCKx, SINx	operation	20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 pF$.










Synchronous Serial (SPI = 1, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

		Pin	0 1141	V _{CC} < 4	.5 V	V _{CC} ≥ 4	.5 V	
Parameter	Symbol	Name	Conditions	Min	Max	Min	4.5 V Max 8 - + 20 30 - 5 5	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↓→SOT delay time	t _{SLOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN→SCK↑ setup time	t _{IVSHI}	SCKx, SINx	Internal shift clock	50	-	30	-	ns
SCK↑→SIN hold time	t _{SHIXI}	SCKx, SINx	operation	0	-	0	-	ns
SOT→SCK↑ delay time	t _{SOVHI}	SCKx, SOTx	operation 0	2t _{CYCP} - 30	=	2tC _{YCP} - 30	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↓→SOT delay time	t _{SLOVE}	SCKx, SOTx	External shift	-	50	-	30	ns
SIN→SCK↑ setup time	t _{IVSHE}	SCKx, SINx	clock operation	10	-	10	-	ns
SCK↑→SIN hold time	t _{SHIXE}	SCKx, SINx	Operation	20	-	20	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{ pF}$.









High-Speed Synchronous Serial (SPI = 0, SCINV = 0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin	Conditions	V _{CC} < 4.	5V	V _{CC} ≥ 4	.5V	Unit
raiailletei	Syllibol	Name	Conditions	Min	Max	Min	Max	Offic
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↓→SOT delay time	t _{SLOVI}	SCKx, SOTx		-10	+10	-10	+10	ns
SIN→SCK↑	t _{iVSHI}	SCKx,	Internal shift clock operation	14		12.5	_	ns
setup time	чvsні	SINx		12.5*	_	12.5	_	115
SCK↑→SIN hold time	t _{SHIXI}	SCKx, SINx		5	-	5	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 5	-	2t _{CYCP} - 5	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↓→SOT delay time	t _{SLOVE}	SCKx, SOTx	External shift	-	15	-	15	ns
SIN→SCK↑ setup time	t _{IVSHE}	SCKx, SINx	clock operation	5	-	5	-	ns
CCIA CINI hald time		SCKx,		_		_		
SCK↑→SIN hold time	t _{SHIXE}	SINx		5	-	5	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

Notes:


- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins.


- No chip select: SINO_1, SOTO_1, SCKO_1

- Chip select: SIN6_0, SOT6_0, SCK6_0, SCS6_0

- When the external load capacitance $C_L = 30$ pF. (For *, when $C_L = 10$ pF)









High-Speed Synchronous Serial (SPI = 0, SCINV = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin	Conditions	V _{CC} < 4.	5 V	V _{CC} ≥ 4.	.5 V	Unit
Parameter	Symbol	Name	Conditions	Min	Max	Min	Max	Onit
Serial clock cycle time	t _{SCYC}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↑→SOT delay time	t _{SHOVI}	SCKx, SOTx	Internal shift	-10	+10	-10	+10	ns
SIN→SCK↓		SCKx,	clock operation	14	_	12.5	_	no
setup time	t _{IVSLI}	SINx		12.5*	-	12.5	-	ns
SCK ↓ →SIN hold time	t _{SLIXI}	SCKx, SINx		5	-	5	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 5	-	2t _{CYCP} - 5	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↑→SOT delay time	t _{SHOVE}	SCKx, SOTx	External shift	-	15	-	15	ns
SIN→SCK↓ setup time	t _{IVSLE}	SCKx, SINx	clock operation	5	-	5	-	ns
SCK ↓ →SIN hold time	t _{SLIXE}	SCKx, SINx		5	-	5	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

Notes:


- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins.


- No chip select: SINO_1, SOTO_1, SCKO_1

- Chip select: SIN6_0, SOT6_0, SCK6_0, SCS6_0

- When the external load capacitance $C_L = 30 \text{ pF}$. (For *, when $C_L = 10 \text{ pF}$)









High-Speed Synchronous Serial (SPI = 1, SCINV = 0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Doromotor	Cumbal	Pin	Conditions	V _{CC} < 4.	5 V	V _{CC} ≥ 4.	5 V	Unit
Parameter	Symbol	Name	Conditions	Min	Max	Min	- +10	Unit
Serial clock cycle time	t _{scyc}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK↑→SOT delay time	t _{SHOVI}	SCKx, SOTx		-10	+10	-10	+10	ns
SIN→SCK↓		SCKx,	Internal shift	14		40.5		
setup time	t _{IVSLI}	SINx	clock operation	12.5*	-	12.5	-	ns
SCK↓→SIN hold time	t _{SLIXI}	SCKx, SINx		5	-	5	-	ns
SOT→SCK↓ delay time	t _{SOVLI}	SCKx, SOTx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 5	-	2t _{CYCP} - 5	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK↑→SOT delay time	t _{SHOVE}	SCKx, SOTx	External shift	-	15	-	15	ns
SIN→SCK↓ setup time	t _{IVSLE}	SCKx, SINx	clock operation	5	-	5	-	ns
SCK↓→SIN hold time	t _{SLIXE}	SCKx, SINx		5	-	5	-	ns
SCK falling time	tF	SCKx		-	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

Notes:


- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins.


- No chip select: SINO_1, SOTO_1, SCKO_1

- Chip select: SIN6_0, SOT6_0, SCK6_0, SCS6_0

- When the external load capacitance $C_L = 30$ pF. (For *, when $C_L = 10$ pF)









High-Speed Synchronous Serial (SPI = 1, SCINV = 1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin Name	Conditions	V _{CC} < 4.5	V	V _{CC} ≥ 4.5	5 V	Unit
Parameter	Syllibol	riii Naiile	Conditions	Min	Max	Min	- +10	Offic
Internal shift clock operation	t _{scyc}	SCKx		4t _{CYCP}	-	4t _{CYCP}	-	ns
SCK ↓ →SOT delay time	t _{SLOVI}	SCKx, SOTx		-10	+10	-10	+10	ns
SIN→SCK↑		SCKx,	Internal shift clock	14		12.5		
setup time	t _{IVSHI}	SINx	operation	12.5*	-	12.5	-	ns
SCK ↑ →SIN hold time	t _{SHIXI}	SCKx, SINx		5	-	5	-	ns
SOT→SCK↑ delay time	t _{sovні}	SCKx, SOTx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKx		2t _{CYCP} – 5	-	2t _{CYCP} - 5	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKx		t _{CYCP} + 10	-	t _{CYCP} + 10	-	ns
SCK ↓ →SOT delay time	t _{SLOVE}	SCKx, SOTx	External shift	-	15	-	15	ns
SIN→SCK↑ setup time	t _{IVSHE}	SCKx, SINx	clock operation	5	-	5	-	ns
SCK ↑ →SIN hold time	t _{SHIXE}	SCKx, SINx		5	-	5	-	ns
SCK falling time	tF	SCKx		=	5	-	5	ns
SCK rising time	tR	SCKx		-	5	-	5	ns

Notes:


- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- These characteristics only guarantee the following pins.


- No chip select: SINO_1, SOTO_1, SCKO_1

- Chip select: SIN6_0, SOT6_0, SCK6_0, SCS6_0

- When the external load capacitance $C_L = 30$ pF. (For *, when $C_L = 10$ pF)









When Using High-Speed Synchronous Serial Chip Select (SCINV = 0, CSLVL=1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Conditions -	V _{cc} <	4.5 V	V _{cc} ≥	4.5 V	Unit
raiametei	Symbol	Conditions	Min	Max	Min	Max (*1)+0 (*2)+20 - (*3)+20+5t _{CYCP} 25	Oilit
SCS↓→SCK↓setup time	t _{CSSI}		(*1)-20	(*1)+0	(*1)-20	(*1)+0	ns
SCK↑→SCS↑ hold time	t _{CSHI}	Internal shift clock operation	(*2)+0	(*2)+20	(*2)+0	(*2)+20	ns
SCS deselect time	t _{CSDI}	olock operation	(*3)-20+5t _{CYCP}	(*3)+20+5t _{CYCP}	(*3)-20+5t _{CYCP}	(*3)+20+5t _{CYCP}	ns
SCS↓→SCK↓setup time	t _{CSSE}		3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCK↑→SCS↑ hold time	t _{CSHE}		0	-	0	-	ns
SCS deselect time	t _{CSDE}	External shift clock operation	3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCS↓→SOT delay time	t _{DSE}	Clock operation	-	25	-	25	ns
SCS↑→SOT delay time	t _{DEE}		0	-	0	-	ns


(*1): CSSU bit valuexserial chip select timing operating clock cycle [ns]


(*2): CSHD bit valuexserial chip select timing operating clock cycle [ns]

(*3): CSDS bit valuexserial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual.
- When the external load capacitance $C_L = 30 pF$.









When Using High-Speed Synchronous Serial Chip Select (SCINV = 1, CSLVL=1)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Conditions	V _{cc} <	4.5 V	V _{cc} ≥	4.5 V	Unit
raiailletei	Symbol	Conditions	Min	Max	Min	Max (*1)+0 (*2)+20 - (*3)+20+5t _{CYCP} 25	Oilit
SCS↓→SCK↑setup time	t _{CSSI}	Internal shift	(*1)-20	(*1)+0	(*1)-20	(*1)+0	ns
SCK↓→SCS↑ hold time	t _{CSHI}	clock	(*2)+0	(*2)+20	(*2)+0	(*2)+20	ns
SCS deselect time	t _{CSDI}	operation	(*3)-20+5t _{CYCP}	(*3)+20+5t _{CYCP}	(*3)-20+5t _{CYCP}	(*3)+20+5t _{CYCP}	ns
SCS↓→SCK↑setup time	t _{CSSE}		3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCK↓→SCS↑ hold time	t _{CSHE}	External shift	0	-	0	-	ns
SCS deselect time	t _{CSDE}	clock	3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCS↓→SOT delay time	t _{DSE}	operation	-	25	-	25	ns
SCS↑→SOT delay time	t _{DEE}		0	-	0	-	ns


(*1): CSSU bit valuexserial chip select timing operating clock cycle [ns]


(*2): CSHD bit valuexserial chip select timing operating clock cycle [ns]

(*3): CSDS bit valuexserial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual Main part (002-04856).
- When the external load capacitance $C_L = 30 \text{ pF}$.









When Using High-Speed Synchronous Serial Chip Select (SCINV = 0, CSLVL=0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Davamatar	Parameter Symbol		V _{cc} <	4.5 V	V _{cc} ≥	Unit	
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit
SCS↑→SCK↓setup time	t _{CSSI}	Internal shift	(*1)-20	(*1)+0	(*1)-20	(*1)+0	ns
SCK↑→SCS↓ hold time	t _{CSHI}	clock	(*2)+0	(*2)+20	(*2)+0	(*2)+20	ns
SCS deselect time	t _{CSDI}	operation	(*3)-20+5t _{CYCP}	(*3)+20+5t _{CYCP}	(*3)-20+5t _{CYCP}	(*3)+20+5t _{CYCP}	ns
SCS↑→SCK↓setup time	t _{CSSE}		3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCK↑→SCS↓ hold time	t _{CSHE}	External shift	0	-	0	-	ns
SCS deselect time	t _{CSDE}	clock	3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCS↑→SOT delay time	t _{DSE}	operation	-	25	-	25	ns
SCS↓→SOT delay time	t _{DEE}		0	-	0	-	ns


(*1): CSSU bit valuexserial chip select timing operating clock cycle [ns]


(*2): CSHD bit valuexserial chip select timing operating clock cycle [ns]

(*3): CSDS bit valuexserial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual Main part (002-04856).
- When the external load capacitance $C_L = 30 \text{ pF}$.









When Using High-Speed Synchronous Serial Chip Select (SCINV = 1, CSLVL=0)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Conditions	V _{CC} <	4.5 V	V _{CC} ≥	Unit	
Farameter	Symbol	Conditions	Min	Max	Min	Max	Onit
SCS↑→SCK↑setup time	t _{CSSI}	Internal shift	(*1)-20	(*1)+0	(*1)-20	(*1)+0	ns
SCK↓→SCS↓ hold time	t _{CSHI}	clock	(*2)+0	(*2)+20	(*2)+0	(*2)+20	ns
SCS deselect time	t _{CSDI}	operation	(*3)-20+5t _{CYCP}	(*3)+20+5t _{CYCP}	(*3)-20+5t _{CYCP}	(*3)+20+5t _{CYCP}	ns
SCS↑→SCK↑setup time	t _{CSSE}		3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCK↓→SCS↓ hold time	t _{CSHE}	External shift	0	-	0	-	ns
SCS deselect time	t _{CSDE}	clock	3t _{CYCP} +15	-	3t _{CYCP} +15	-	ns
SCS↑→SOT delay time	t _{DSE}	operation	-	25	-	25	ns
SCS↓→SOT delay time	t _{DEE}		0	-	0	-	ns


(*1): CSSU bit valuexserial chip select timing operating clock cycle [ns]


(*2): CSHD bit valuexserial chip select timing operating clock cycle [ns]

(*3): CSDS bit valuexserial chip select timing operating clock cycle [ns]

- t_{CYCP} indicates the APB bus clock cycle time.
 About the APB bus number which UART is connected to, see 8. Block Diagram in this data sheet.
- About CSSU, CSHD, CSDS, serial chip select timing operating clock, see FM4 Family Peripheral Manual Main part (002-04856).
- When the external load capacitance $C_L = 30 \text{ pF}$.










External Clock (EXT = 1): when in Asynchronous Mode Only

_			Oranghad Oranghidan		Va	lue		
Parameter	Symbol	Condition	Min	Max	Unit	Remarks		
Serial clock "L" pulse width	t _{SLSH}		t _{CYCP} + 10	-	ns			
Serial clock "H" pulse width	t _{SHSL}	$C_1 = 30 pF$	t _{CYCP} + 10	-	ns			
SCK falling time	tF	$C_L = 30 \text{ pr}$	-	5	ns			
SCK rising time	tR		-	5	ns			






12.4.12 External Input Timing

_				Value					
Parameter	Symbol	Pin Name	Conditions Min Max		Unit	Remarks			
		ADTG	_	2t _{CYCP} *1	2t*1	2+ *1	_	ns	A/D converter trigger input
		FRCKx]	ZICYCP		113	Free-run timer input clock		
Input pulse	t _{INH} ,	ICxx					Input capture		
width	t _{INL}	DTTIxX	=	2t _{CYCP} *1	-	ns	Waveform generator		
		INT00 to INT31,		2t _{CYCP} + 100*1	-	ns	External interrupt,		
		NMIX	-	500* ²	-	ns	NMI		
		WKUPx	-	500* ³	-	ns	Deep standby wake up		

- *1: t_{CYCP} indicates the APB bus clock cycle time except stop when in Stop mode, in timer mode.

 About the APB bus number which the A/D converter, multi-function timer, external interrupt are connected to, see 8. Block Diagram in this data sheet.
- *2: When in Stop mode, in timer mode.
- *3: When in deep standby RTC mode, in Deep Standby Stop mode.






12.4.13 Quadrature Position/Revolution Counter Timing


Dovementor	Cross book	Conditions	Va	alue	l lm!4
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin H width	t _{AHL}	-			
AIN pin L width	t _{ALL}	-			
BIN pin H width	t _{BHL}	-			
BIN pin L width	t _{BLL}	-			
BIN rising time from AIN pin H level	t _{AUBU}	PC_Mode2 or PC_Mode3			
AIN falling time from BIN pin H level	t _{BUAD}	PC_Mode2 or PC_Mode3			
BIN falling time from AIN pin L level	t _{ADBD}	PC_Mode2 or PC_Mode3			
AIN rising time from BIN pin L level	t _{BDAU}	PC_Mode2 or PC_Mode3			
AIN rising time from BIN pin H level	t _{BUAU}	PC_Mode2 or PC_Mode3	2t _{CYCP} *	-	ns
BIN falling time from AIN pin H level	t _{AUBD}	PC_Mode2 or PC_Mode3			
AIN falling time from BIN pin L level	t _{BDAD}	PC_Mode2 or PC_Mode3			
BIN rising time from AIN pin L level	t _{ADBU}	PC_Mode2 or PC_Mode3			
ZIN pin H width	t _{ZHL}	QCR:CGSC = 0			
ZIN pin L width	t _{ZLL}	QCR:CGSC = 0			
AIN/BIN rising and falling time from determined ZIN level	t _{ZABE}	QCR:CGSC = 1			
Determined ZIN level from AIN/BIN rising and falling time	t _{ABEZ}	QCR:CGSC = 1			


^{*:} t_{CYCP} indicates the APB bus clock cycle time except stop when in Stop mode, in timer mode.


About the APB bus number which Quadrature Position/Revolution Counter is connected to, see 8. Block Diagram in this data sheet.













12.4.14 PC Timing

Standard-Mode, Fast-Mode

			Standar	d-Mode	Fast-	Mode		
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	F _{SCL}		0	100	0	400	kHz	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDSTA}		4.0	-	0.6	-	μs	
SCL clock "L" width	t _{LOW}		4.7	-	1.3	-	μs	
SCL clock "H" width	t _{HIGH}		4.0	-	0.6	-	μs	
(Repeated) START condition setup time SCL↑→SDA↓	t _{SUSTA}	$C_L = 30 \text{ pF},$ $R = (Vp/I_{OL})^{*1}$	4.7	-	0.6	-	μs	
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}	K = (VP/IOL)	0	3.45* ²	0	0.9*3	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t _{SUDAT}		250	-	100	-	ns	
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t _{susto}		4.0	-	0.6	-	μs	
Bus free time between "STOP condition" and "START condition"	t _{BUF}		4.7	-	1.3	-	μs	
		2 MHz ≤ t _{CYCP} <40 MHz	2t _{CYCP} *4	-	2t _{CYCP} *4	-	ns	
		40 MHz ≤ t _{CYCP} <60 MHz	4t _{CYCP} *4	-	4t _{CYCP} *4	-	ns	
		60 MHz ≤ t _{CYCP} <80 MHz	6t _{CYCP} *4	-	6t _{CYCP} *4	-	ns	
Naiss files		80 MHz ≤ t _{CYCP} <100 MHz	8t _{CYCP} *4	-	8t _{CYCP} *4	-	ns	- *5
Noise filter	t _{SP}	100 MHz ≤ t _{CYCP} <120 MHz	10t _{CYCP} *4	-	10t _{CYCP} *4	-	ns	5
	120 MHz \leq t _{CYCP} <140 M 140 MHz \leq t _{CYCP} <160 M 160 MHz \leq	120 MHz ≤ t _{CYCP} <140 MHz	12t _{CYCP} *4	-	12t _{CYCP} *4	-	ns	
			14t _{CYCP} *4	-	14t _{CYCP} *4	-	ns	
			16t _{CYCP} *4	-	16t _{CYCP} *4	-	ns	

^{*1:} R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

^{*2:} The maximum t_{HDDA}T must satisfy that it does not extend at least "L" period (t_{LOW}) of device's SCL signal.

^{*3:} A Fast-mode I²C bus device can be used on a Standard-mode I²C bus system as long as the device satisfies the requirement of t_{SUDAT} ≥ 250 ns.

^{*4:} t_{CYCP} is the APB bus clock cycle time.

About the APB bus number that I²C is connected to, see "8. Block Diagram" in this data sheet.

^{*5:} The noise filter time can be changed by register settings.

Change the number of the noise filter steps according to APB bus clock frequency.



Fast Mode Plus (Fm+)


Parameter	Symbol	Conditions		ode Plus n+)* ⁶	Unit	Remarks
			Min	Max		
SCL clock frequency	F _{SCL}		0	1000	kHz	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDSTA}		0.26	-	μs	
SCL clock "L" width	t _{LOW}		0.5	_	μs	
SCL clock "H" width	t _{HIGH}		0.26	-	μs	
SCL clock frequency	t _{SUSTA}		0.26	-	μs	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t _{HDDAT}	$C_L = 30 \text{ pF},$ $R = (Vp/I_{OL})^{*1}$	0	0.45*2, *3	μs	
Data setup time SDA ↓ ↑ → SCL ↑	t _{SUDAT}	Ι = (νρ/Ιου)	50	-	ns	
STOP condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	t _{susto}		0.26	-	μs	
Bus free time between "STOP condition" and "START condition"	t _{BUF}		0.5	-	μs	
		60 MHz ≤ t _{CYCP} <80 MHz	6 t _{CYCP} *4	-	ns	
		80 MHz ≤ t _{CYCP} <100 MHz	8 t _{CYCP} *4	-	ns	
Noise filter		100 MHz ≤ t _{CYCP} <120 MHz	10 t _{CYCP} *4	-	ns	- *5
Noise litter	t _{SP}	120 MHz ≤ t _{CYCP} <140 MHz	12 t _{CYCP} *4	-	ns	
		140 MHz ≤ t _{CYCP} <160 MHz	14 t _{CYCP} *4	-	ns	
		160 MHz ≤ t _{CYCP} <180 MHz	16 t _{CYCP} *4	-	ns	

- *1: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.
- *2: The maximum t_{HDDAT} must satisfy that it does not extend at least L period (t_{LOW}) of device's SCL signal.
- *3: A Fast-mode I²C bus device can be used on a Standard-mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250 ns".
- *4: t_{CYCP} is the APB bus clock cycle time.

 About the APB bus number that I²C is connected to, see 8. Block Diagram in this data sheet.

 To use fast mode plus (Fm+), set the peripheral bus clock at 64 MHz or more.
- *5: The noise filter time can be changed by register settings.

 Change the number of the noise filter steps according to APB bus clock frequency.
- *6: When using fast mode plus (Fm+), set the I/O pin to the mode corresponding to I²C Fm+ in the EPFR register. See CHAPTER 12: I/O Port in FM4 Family Peripheral Manual Main part (002-04856) for the details.






12.4.15 JTAG Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

Parameter	Symbol	Pin Name	Conditions	Va	Value		Remarks
i didilictor	- Cymbol	1 III Italiic	Conditions	Min	Max	Unit	Kemarks
TMC TDI potun timo		TCK,	V _{CC} ≥ 4.5 V	15			
TMS, TDI setup time	t _{JTAGS}	TMS, TDI	V _{CC} < 4.5 V	15	-	ns	
TMS, TDI hold time	t	TCK,	V _{CC} ≥ 4.5 V	15	_	ns	
TWG, TEI Hold time	t _{JTAGH}	TMS, TDI	V_{CC} < 4.5 V	13	_	113	
TDO dolov time		TCK,	V _{CC} ≥ 4.5 V	-	25		
TDO delay time	t _{JTAGD}	TDO	V _{CC} < 4.5 V	-	45	ns	

Note:

- When the external load capacitance C_L = 30 pF.





12.5 12-bit A/D Converter

Electrical Characteristics for the A/D Converter

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AVRL = 0V)$

Parameter	Symbol	Pin Name		Value		Unit	Remarks
raiametei	Symbol	riii Naiile	Min	Тур	Max	- Ollik	Kemarks
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	-4.5	-	+4.5	LSB	
Differential Nonlinearity	-	-	-2.5	-	+2.5	LSB	AVRH =
Zero transition voltage	V_{ZT}	AN00 to AN14	-15	-	+15	mV	2.7 V to 5.5 V
Full-scale transition voltage	V _{FST}	AN00 to AN14	AVRH - 15	-	AVRH + 15	mV	
Conversion time	-	-	0.5* ¹	-	-	μs	AV _{CC} ≥ 4.5V
Complianting	Т-		*2	-	40	1	AV _{CC} ≥ 4.5V
Sampling time	Ts	-	*2	-	10	μs	AV _{CC} < 4.5V
Common de de cuele *3	Total		25	-	1000		AV _{CC} ≥ 4.5V
Compare clock cycle*3	Tcck	-	50	-	1000	ns	AV _{CC} < 4.5V
State transition time to operation permission	Tstt	-	-	-	1.0	μs	
Power supply current (analog	_	AVCC	-	0.69	0.92	mA	A/D 1 unit operation
+ digital)	-	AVCC	-	0.3	12	μA	When A/D stop
Reference power supply current	-	AVRH	-	1.1	1.97	mA	A/D 1unit operation AVRH=5.5 V
(AVRH)				0.2	4.2	μΑ	When A/D stop
Analog input capacity	C _{AIN}	-	-	-	10	pF	
Analog input resistance	R _{AIN}	_	_		1.2	kΩ	AV _{CC} ≥ 4.5 V
Analog input resistance	MAIN	-	_	_	1.8	K22	$AV_{CC} < 4.5 V$
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input leak current	-	AN00 to AN14	-	-	5	μΑ	
Analog input voltage	-	AN00 to AN14	AV _{SS}	-	AVRH	V	
Deference voltage		AVRH	4.5	-	AV _{CC}	V	Tcck < 50 ns
Reference voltage	-	AVKII	2.7	-	AV _{CC}	V	Tcck ≥ 50 ns

^{*1:} The conversion time is the value of sampling time (Ts) + compare time (Tc).


The condition of the minimum conversion time is when the value of sampling time: 150 ns, the value of compare time: 350 ns (AV_{CC} ≥ 4.5 V). Ensure that it satisfies the value of sampling time (Ts) and compare clock cycle (Tcck). For setting*⁴ of sampling time and compare clock cycle, see CHAPTER 1-1: A/D Converter in FM4 Family Peripheral Manual Analog macro part (002-04860). The register setting of the A/D Converter is reflected by the peripheral clock timing. The sampling and compare clock are set at Base clock (HCLK).

^{*2:} A necessary sampling time changes by external impedance. Ensure that it set the sampling time to satisfy (Equation 1).

^{*3:} The compare time (Tc) is the value of (Equation 2).

^{*4:} The register setting of the A/D Converter is reflected by the timing of the APB bus clock. The sampling clock and compare clock are set in base clock (HCLK). About the APB bus number which the A/D Converter is connected to, see 8. Block Diagram in this data sheet.





(Equation 1) Ts \geq (R_{AIN} + Rext) \times C_{AIN} \times 9

Ts: Sampling time

 R_{AIN} : Input resistance of A/D = 1.2 k Ω at 4.5 V < AV_{CC} < 5.5 V

Input resistance of A/D = 1.8 k Ω at 2.7 V < AV_{CC} < 4.5 V

 C_{AIN} : Input capacity of A/D = 10 pF at 2.7 V < AV_{CC} < 5.5 V

Rext: Output impedance of external circuit

(Equation 2) $Tc = Tcck \times 14$

Tc: Compare time

Tcck: Compare clock cycle



Definition of 12-bit A/D Converter Terms

Resolution: Analog variation that is recognized by an A/D converter.


• Integral Nonlinearity: Deviation of the line between the zero-transition point (0b00000000000 ←→ 0b00000000001)

and the full-scale transition point (0b111111111110 ←→ 0b1111111111) from the actual conversion

characteristics.

• Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by

1 LSB.



Integral Nonlinearity of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity of digital output N =
$$\frac{V_{(N+1)} T - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N: A/D converter digital output value.

 V_{ZT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST}: Voltage at which the digital output changes from 0xFFE to 0xFFF. V_{NT}: Voltage at which the digital output changes from 0x(N - 1) to 0xN.



12.6 12-bit D/A Converter

Electrical Characteristics for the D/A Converter

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V)$

	0	D' N		Value			B
Parameter	Symbol	Pin Name	Min	Тур	Max	Unit	Remarks
Resolution	-		-	-	12	bit	
Conversion time	tc20		0.56	0.69	0.81	μs	Load 20pF
Conversion time	tc100		2.79	3.42	4.06	μs	Load 100pF
Integral Nonlinearity*	INL		-16	-	+16	LSB	
Differential Nonlinearity*	DNL	DAx	-0.98	-	+1.5	LSB	
Output voltage offset	V _{OFF}		-	-	10.0	mV	When setting 0x000
Output voltage offset	V OFF		-20.0	-	+1.4	mV	When setting 0xFFF
Analag autaut impadance	В		3.10	3.80	4.50	kΩ	D/A operation
Analog output impedance	Ro		2.0	-	-	ΜΩ	When D/A stop
	IDDA		260	330	410	μA	D/A 1unit operation AV _{CC} =3.3 V
Power supply current*	IDDA	AVCC	400	519	620	μA	D/A 1unit operation AV _{CC} =5.0 V
	IDSA		-	-	14	μA	When D/A stop

^{*:} During no load



12.7 USB Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, USBV_{CC} = 3.0V \text{ to } 3.6V, V_{SS} = 0V)$


Danier de la constante de la c		Symbol	Din Name Conditions			Value		_
	Parameter		Pin Name	Conditions	Min	Max	Unit	Remarks
	Input H level voltage	V _{IH}		-	2.0	USBV _{CC} + 0.3	V	*1
Input	Input L level voltage	V _{IL}		-	V _{SS} - 0.3	0.8	V	*1
character -istics	Differential input sensitivity	V _{DI}		-	0.2	-	٧	*2
	Different common mode range	V _{CM}		-	0.8	2.5	V	*2
	Output "H" level voltage	V _{OH}		External pull-down resistance = 15 k Ω	2.8	3.6	V	*3
	Output "L" level voltage	V _{OL}	UDP0,UDM0	External pull-up resistance = 1.5 kΩ	0.0	0.3	V	*3
	Crossover voltage	V_{CRS}	·	=	1.3	2.0	V	*4
0.45.4	Rising time	t _{FR}		Full-Speed	4	20	ns	*5
Output character	Falling time	t _{FF}		Full-Speed	4	20	ns	*5
-istics	Rising/falling time matching	t _{FRFM}		Full-Speed	90	111.11	%	*5
	Output impedance	Z_{DRV}	1	Full-Speed	28	44	Ω	*6
	Rising time	t _{LR}	!	Low-Speed	75	300	ns	*7
	Falling time	t _{LF}		Low-Speed	75	300	ns	*7
	Rising/falling time matching	t _{LRFM}		Low-Speed	80	125	%	*7

^{*1:} The switching threshold voltage of Single-End-Receiver of USB I/O buffer is set as within V_{IL} (Max) = 0.8 V, V_{IH} (Min) = 2.0 V (TTL input standard).

There are some hysteresises to lower noise sensitivity.

Differential-Receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.


Above voltage range is the common mode input voltage range.




^{*2:} Use differential-Receiver to receive USB differential data signal.



- *3: The output drive capability of the driver is below 0.3 V at Low-State (V_{OL}) (to 3.6 V and 1.5 k Ω load), and 2.8 V or above (to the V_{SS} and 1.5 k Ω load) at High-State (V_{OH}).
- *4: The cross voltage of the external differential output signal (D + /D -) of USB I/O buffer is within 1.3 V to 2.0 V.




*5: They indicate rising time (Trise) and falling time (Tfall) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, Tr/Tf ratio is regulated as within ± 10% to minimize RFI emission.






*6: USB Full-speed connection is performed via twist pair cable shield with 90 Ω ± 15% characteristic impedance (Differential Mode). USB standard defines that output impedance of USB driver must be in range from 28 Ω to 44 Ω . So, discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance.

When using this USB I/O, use it with 25 Ω to 30 Ω (recommendation value 27 Ω) Series resistor Rs.




*7: They indicate rising time (Trise) and falling time (Tfall) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.




See Low-Speed Load (Compliance Load) for conditions of external load.




Low-Speed Load (Upstream Port Load) - Reference 1



Low-Speed Load (Downstream Port Load) - Reference 2



Low-Speed Load (Compliance Load)





12.8 Low-Voltage Detection Characteristics

12.8.1 Low-Voltage Detection Reset

_				Value			_	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Detected voltage	VDL	-	2.25	2.45	2.65	V	When voltage drops	
Released voltage	VDH	-	2.30	2.50	2.70	V	When voltage rises	

12.8.2 Interrupt of Low-Voltage Detection

_ ,			Value					
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Detected voltage	VDL	SVHI = 00111	2.58	2.8	3.02	V	When voltage drops	
Released voltage	VDH	SVHI = 00111	2.67	2.9	3.13	V	When voltage rises	
Detected voltage	VDL	SVHI = 00100	2.76	3.0	3.24	V	When voltage drops	
Released voltage	VDH	3711 = 00100	2.85	3.1	3.34	V	When voltage rises	
Detected voltage	VDL	CV/III 04400	2.94	3.2	3.45	V	When voltage drops	
Released voltage	VDH	SVHI = 01100	3.04	3.3	3.56	V	When voltage rises	
Detected voltage	VDL	CV/III 04444	3.31	3.6	3.88	V	When voltage drops	
Released voltage	VDH	SVHI = 01111	3.40	3.7	3.99	V	When voltage rises	
Detected voltage	VDL	0)///// 04440	3.40	3.7	3.99	V	When voltage drops	
Released voltage	VDH	SVHI = 01110	3.50	3.8	4.10	V	When voltage rises	
Detected voltage	VDL	0)///// 04004	3.68	4.0	4.32	V	When voltage drops	
Released voltage	VDH	SVHI = 01001	3.77	4.1	4.42	V	When voltage rises	
Detected voltage	VDL	CV/III 04000	3.77	4.1	4.42	V	When voltage drops	
Released voltage	VDH	SVHI = 01000	3.86	4.2	4.53	V	When voltage rises	
Detected voltage	VDL	0) // // 44000	3.86	4.2	4.53	V	When voltage drops	
Released voltage	VDH	SVHI = 11000	3.96	4.3	4.64	V	When voltage rises	
LVD stabilization wait time	T _{LVDW}	-	-	-	4480x t _{CYCP} *	μs		

^{*:} t_{CYCP} indicates the APB2 bus clock cycle time.



12.9 MainFlash Memory Write/Erase Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V)$

Parameter		Value				
		Min	Тур	Max	Unit	Remarks
Sector erase	Large Sector		0.7	3.7		Includes write time prior to internal erase
time	Small Sector] -	0.3	1.1	S	includes write time prior to internal erase
Half word	Write cycles < 100 times		40	100		Net in alcelia a service as level according
(16-bit) write time	Write cycles > 100 times	-	12	200	μs	Not including system-level overhead time
Chip erase time		-	8.0	38.4	s	Includes write time prior to internal erase

Write cycles and data hold time

Erase/Write Cycles (Cycle)	Data Hold Time (Year)
1,000	20 *
10,000	10 *
100,000	5 *

^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at +85°C).

12.10 WorkFlash Memory Write/Erase Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V)$

B	Value			11.24	51	
Parameter	Min	Тур	Max	Unit	Remarks	
Sector erase time	-	0.3	1.5	S	Includes write time prior to internal erase	
Half word (16-bit) write time	-	20	200	μs	Not including system-level overhead time	
Chip erase time	-	1.2	6	s	Includes write time prior to internal erase	

Write cycles and data hold time

Erase/Write Cycles (Cycle)	Data Hold Time (Year)
1,000	20 *
10,000	10 *
100,000	5*

^{*:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at +85°C).



12.11 Standby Recovery Time

12.11.1 Recovery Cause: Interrupt/WKUP

The time from recovery cause reception of the internal circuit to the program operation start is shown.


Recovery Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$

B		Va	lue	11!1	
Parameter	Symbol	Тур	Max*	Unit	Remarks
Sleep mode		HCLK×1		μs	
High-speed CR Timer mode Main Timer mode PLL Timer mode		40	80	μs	
Low-speed CR timer mode	Ticnt	450	900	μs	
Sub timer mode		896	1136	μs	
RTC mode stop mode (High-speed CR /Main/PLL run mode return)		316	581	μs	
RTC mode stop mode (Low-speed CR/sub run mode return)		270	540	μs	
Deep standby RTC mode		365	667	μs	without RAM retention
Deep standby stop mode		365	667	μs	with RAM retention

^{*:} The maximum value depends on the built-in CR accuracy.

Example of Standby Recovery Operation (when in External Interrupt Recovery*)



^{*:} External interrupt is set to detecting fall edge.



Internal Resource INT Interrupt factor accept CPU Operation Start Ticnt Ticnt Start

Example of Standby Recovery Operation (when in Internal Resource Interrupt Recovery*)

Notes:

- The return factor is different in each Low-Power consumption modes.
 See CHAPTER 6: Low Power Consumption Mode and Operations of Standby Modes in FM4 Family Peripheral Manual Main part (002-04856).
- When interrupt recoveries, the operation mode that CPU recoveries depend on the state before the Low-Power consumption mode transition. See CHAPTER 6: Low Power Consumption Mode in FM4 Family Peripheral Manual Main part (002-04856).

^{*:} Depending on the standby mode, interrupt from the internal resource is not included in the recovery cause.



12.11.2 Recovery Cause: Reset

The time from reset release to the program operation start is shown.


Recovery Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V)$


Parameter	Symbol	Value		Unit	Remarks
Farameter	Symbol	Тур	Max*	Onit	Remarks
Sleep mode		155	266	μs	
High-speed CR timer mode Main timer mode PLL timer mode		155	266	μs	
Low-speed CR timer mode		315	567	μs	
Sub timer mode	Trcnt	315	567	μs	
RTC mode Stop mode		315	567	μs	
Deep standby RTC mode		667	667	μs	without RAM retention
Deep standby stop mode		336	667	μs	with RAM retention

^{*:} The maximum value depends on the built-in CR accuracy.

Example of Standby Recovery Operation (when in INITX Recovery)







*: Depending on the standby mode, the reset issue from the internal resource is not included in the recovery cause.

Notes:

- The return factor is different in each Low-Power consumption modes.
 See CHAPTER 6: Low Power Consumption Mode and Operations of Standby Modes in FM4 Family Peripheral Manual Main part (002-04856).
- The time during the power-on reset/low-voltage detection reset is excluded to the recovery source. See 12.4.7 Power-on Reset Timing in 12.4 AC Characteristics in 12. Electrical Characteristics for the detail on the time during the power-on reset/low-voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.




13. Ordering Information

Part Number	Package
MB9BF364LPMC1	
MB9BF365LPMC1	Plastic • LQFP (0.5mm pitch), 64 pin (LQD064)
MB9BF366LPMC1	(EQD004)
MB9BF364LPMC	
MB9BF365LPMC	Plastic • LQFP (0.65mm pitch), 64 pin (LQG064)
MB9BF366LPMC	(EQG004)
MB9BF364KPMC	
MB9BF365KPMC	Plastic • LQFP (0.5mm pitch), 48 pin (LQA048)
MB9BF366KPMC	(LQA040)
MB9BF364LQN	
MB9BF365LQN	Plastic • QFN (0.5mm pitch), 64 pin
MB9BF366LQN	(VNC064)
MB9BF364KQN	
MB9BF365KQN	Plastic • QFN (0.5mm pitch), 48 pin
MB9BF366KQN	(VNA048)



14. Package Dimensions

Package Type	Package Code		
LQFP 64pin (0.5mm pitch)	LQD064		



SYMBOL	DIM	1ENSIO1	NS		
STWIBUL	MIN.	NOM.	MAX.		
Α	_	_	1.70		
A1	0.00	_	0.20		
b	0.15	_	0.2 7		
С	0.09	_	0.20		
D	12.00 BSC.				
D1	10	0.00 BSC).		
е	0	.50 BSC	;		
E	12.00 BSC.				
E1	10.00 BSC.				
L	0.45	0.60	0.75		
L1	0.30	0.50	0.70		

NOTES


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ADATUM PLANE HIS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠DIMENSION 6 DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION. (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 6 MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-11499 **

PACKAGE OUTLINE, 64 LEAD LQFP 10.0X10.0X1.7 MM LQD064 Rev**



Package Type	Package Code
LQFP 64pin (0.65mm pitch)	LQG064



SYMBOL	DIMENSION		
STWIBOL	MIN.	NOM.	MAX.
Α			1.70
A1	0.00		0.20
b	0.27	0.32	0.37
С	0.09		0.20
D	14.00 BSC		
D1	12.00 BSC		
е	0.65 BSC		
Е	14.00 BSC		
E1	12.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	_	8°

NOTES


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED
 AT DATUM PLANE H
- DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13881 **

PACKAGE OUTLINE, 64 LEAD LQFP 12.0X12.0X1.7 MM LQG064 REV**



Package Type	Package Code
LQFP 48pin (0.5mm pitch)	LQA048



SYMBOL	DIMENSIONS		
STMBUL	MIN.	NOM.	MAX.
Α		_	1.70
A1	0.00	_	0.20
b	0.15	_	0.27
С	0.09	_	0.20
D	9.00 BSC		
D1	7.00 BSC		
е	0.50 BSC		
Е	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°		8°

NOTES


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ADATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED
 AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13731 **

PACKAGE OUTLINE, 48 LEAD LQFP 7.0X7.0X1.7 MM LQA048 REV**



Package Type	Package Code
QFN 64pin (0.5mm pitch)	VNC064



SYMBOL	DIMENSIONS			
STWIBOL	MIN.	NOM.	MAX.	
Α	_	_	0.90	
A1	0.00		0.05	
D	7.00 BSC			
E		7.00 BSC		
b	0.20 0.25 0.30			
D ₂	5.50 BSC			
E2	5.50 BSC			
е	0.50 BSC			
R	0.20 REF			
L	0.35 0.40 0.45			

NOTE

- 1. ALL DIMENSIONS ARE IN MILLIMETERS
- 2. DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5-1994.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.

⚠ DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL THE DIMENSION "b" SHOULD NOT BE MEASURED IN THAT RADIUS AREA


- ⚠ND REFER TO THE NUMBER OF TERMINALS ON D ORE SIDE
- 6. MAX. PACKAGE WARPAGE IS 0.05 mm.
- 7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
- PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
- ⚠BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 10. JEDEC SPEC IFICATIONNO . REF: N/A

002-13234 **

PACKAGE OUTLINE, 48 LEAD QFN 7.0X7.0X0.9 M M VNA048 5.5X5.5 M M EPAD (SAWN) REV**



Package Type	Package Code
QFN 48pin (0.5mm pitch)	VNA048



SYMBOL	DIMENSIONS		
STWIBOL	MIN.	NOM.	MAX.
А			0.90
A1	0.00	_	0.05
D	7.00 BSC		
E		7.00 BSC	
b	0.20 0.25 0.30		
D2	5.50 BSC		
E2	5.50 BSC		
е	0.50 BSC		
R	0.20 REF		
L	0.35 0.40 0.45		

NOTE

- 1. ALL DIMENSIONS ARE IN MILLIMETERS
- 2. DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5-1994.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.

△ DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL THE DIMENSION "b" "SHOULD NOT BE MEASURED IN THAT RADIUS AREA

⚠ND REFER TO THE NUMBER OF TERMINALS ON D OR E SIDE

- 6. MAX. PACKAGE WARPAGE IS 0.05 mm.
- 7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
- ⚠PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
- ⚠BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 10. JEDEC SPEC IFICATIONNO . REF: N/A

002-15528 **

PACKAGE OUTLINE, 48 LEAD QFN 7.0X7.0X0.9 M M VNA048 5.5X5.5 M M EPAD (SAWN) REV**



15. Major Changes

Spansion Publication Number: DS709-00007

Page	Section	Change Results
-	-	Preliminary → Data Sheet
3	■FEATURES [USB function]	Added the following description: • The size of each endpoint is according to the follows. - Endpoint 0, 2 to 5: 64bytes - Endpoint 1: 256bytes
31 to 34	■I/O CIRCUIT TYPE	Added the following description to Remarks of Type F, G, I, L, M, N: When this pin is used as an I2C pin, the digital output P-ch transistor is always off
35 to 36		Added the following description to Remarks of Type O, P, Q: For I/O setting, refer to VBAT Domain in the PERIPHERAL MANUAL
43	■HANDLING DEVICES ●Handling when using debug pins	Added new section
44	■BLOCK DIAGRAM	Revised the block diagram
	■ELECTRICAL CHARACTERISTICS	Added the note to "AVRH"
57	Recommended Operating Conditions	Revised "Table for package thermal resistance and maximum permissible power"
58		Revised "lcc(leakmax)"
60 to 65	■ELECTRICAL CHARACTERISTICS 3. DC Characteristics (1) Current Rating	 Revised the value of TBD Added the note to "I_{CC}" Added the note to "I_{CCVBAT}"
70	■ELECTRICAL CHARACTERISTICS 4. AC Characteristics (3) Sub Clock Input Characteristics	Revised the waveform chart : $V_{CC} \rightarrow V_{BAT}$
70	■ELECTRICAL CHARACTERISTICS 4. AC Characteristics (3) Built-in CR OscillationCharacteristics	Revised the value of TBD Revised the table and the note of "Built-in High-speed CR"
71	■ELECTRICAL CHARACTERISTICS 4. AC Characteristics (4-1) Operating Conditions of Main PLL(In the case of using main clock for input clock of PLL) (4-2)Operating Conditions of USB PLL(In the case of using main clock for input clock of PLL)	Revised the table and the note
71	■ELECTRICAL CHARACTERISTICS 4. AC Characteristics (4-3) Operating Conditions of Main PLL(In the case of using built-in high-speed CR clock for input clock of main PLL)	Revised the value of TBD Revised the table and the note
106	■ELECTRICAL CHARACTERISTICS 5. 12-bit A/D Converter • Electrical Characteristics for the A/D Converter	Revised the value of TBD Revised the condition of the electrical characteristics table Revised the description of "Reference voltage"
109	■ELECTRICAL CHARACTERISTICS 6. 12-bit D/A Converter • Electrical Characteristics for the D/A Converter	Revised the value of TBD Revised the condition of the electrical characteristics table Revised the remarks of "IDDA"



Page	Section	Change Results	
116	■ELECTRICAL CHARACTERISTICS 11. Standby Recovery Time (1) Recovery cause: Interrupt/WKUP	Revised the value of TBD Revised the table of Recovery count time	
118	■ELECTRICAL CHARACTERISTICS 11. Standby Recovery Time (2) Recovery cause:Reset	Revised the value of TBD Revised the table of Recovery count time	

NOTE: Please see "Document History" about later revised information.



Document History

Document Title: MB9B360L Series 32-Bit Arm® Cortex® - M4F, FM4 Microcontroller Document Number: 002-04930

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	1	AKIH	12/25/2013	Migrated to Cypress and assigned document number 002-04930. No change to document contents or format.
*A	5273878	AKIH	05/12/2016	Updated to Cypress format.
*B	5555936	YSKA	12/15/2017	Added an explanation of product category in introduction (Page 1). Changed an explanation from "from 01 to 99" to "from 00 to 99" in Real-Time Clock (RTC) (Page 3) of Features, and Deleted "Second/A day of the week" of interrupt function. Corrected "USB Function" to "USB Device" in the following chapters. Features (Page 1) 1. Product Lineup (Page 7) 4.2 List of Pin Functions (Page 19) Divided an explanation into 64 pin and 48 pin in Power Supply (Page 4) of Features. Changed package code as the following in chapter: 2. Packages (Page 8) 3. Pin Assignment (Page 9 to 12) 12.2 Recommended Operating Conditions (Page 53) 13. Ordering Information (Page 117) 14. Package Dimensions (Page 118 to 122). FTP-48P-M49 -> LQA048, LCC-48P-M73 -> VNA048, FTP-64P-M38 -> LQD064, FTP-64P-M39 -> LQG064, LCC-64P-M24 -> VNC064 Changed 15 pin (Page 15) at LQFP48 from VBAT to VCC in 4.1 List of Pin Numbers. Added 15 pin (Page 27) to VCC of Power at LQFP48, Deleted 15 pin from VBAT of VBAT Power at LQFP48 in 4.2 List of Pin Functions. Added Note for JTAG pin (Page 27) in 4. Pin Description. Added an explanation in Notes on Power-on (Page 39) of 7. Handling Devices. Corrected "total maximum output current" to "total average output current" at \$\Sigma 10LAV\$ in 12.1 Absolute Maximum Ratings (Page52). Added Smoothing capacitor to Parameter, and Added remarks *6 in 12.2 Recommended Operating Conditions (Page 53). Changed remark *3 to "When all ports are input and are fixed at "0"." in 12.3.1 Current Rating (Page 57 to 62).



Revision	ECN	Orig. of Change	Submission Date	Description of Change
				In 12.3.1 Current Rating, Added remark *6 to ICCHD, Added remark *7 to ICCRD, Added remark *8/*9 to ICCVBAT/RTC operation, and Added remark *9 to ICCVBAT/RTC stop (Page 62).
				Added an explanation for 48 pin package in 12.4.2 Sub Clock Input Characteristics (Page 67).
				Changed Parameter "Power supply rising time (t_{VCCR})" to "Power ramp rate (dV/dt)" in 12.4.8 Power-on Reset Timing, Changed the minimum to 1.3mV/ μ s, Changed the maximum to 1000mV/ μ s, and Added remarks and note (Page 69).
				Deleted setting value "SPI=1" and "MS=0" at using chip select in 12.4.11 UART Timing, and Added "MS bit = 0" and "MS bit = 1" on the Figure (Page 88 to 95).
				Corrected "Analog port input current" to "Analog port input leak current" in 12.5 12-bit A/D Converter (Page 103).
				Reflected the following items in "Datasheet Errata for the MB9B360L Series (002-04931)".
				Added "Pull-up resistor : Approximately 50 k Ω " to remarks in Type I (Page 31) of 5.I/O Circuit Type.
				Modified S/T of VBAT Pin Status Type and remark *2 in List of VBAT Domain Pin Status (Page 51) of 11.Pin Status in Each CPU State.
				Added remarks *5 in 12.2 Recommended Operating Conditions (Page 53).
				Added Frequency stabilization time to Parameter, and Added remarks *2 in Built-in High-speed CR of 12.4.3 Built-in CR Oscillation Characteristics (Page 67).
				Added Conversion time to Parameter in Electrical Characteristics for the D/A Converter of 12.6 12-bit D/A Converter (Page 106).
				Revised Recovery Count Time of 12.11.1 Recovery cause: Interrupt/WKUP (Page 113) as follows.
				- Typical Value of Sub timer mode is 896µs.
				- Typical Value of RTC mode stop mode (High-speed CR / Main/PLL run mode return) is 316µs.
				- Typical Value of RTC mode stop mode (Low-speed CR / sub run mode return) is 270μs, and Max Value is 540μs.
				- Typical Value of Deep standby RTC mode without RAM retention is 365µs.
				- Typical Value of Deep standby RTC mode with RAM retention is 365µs.
				Revised Recovery Count Time of 12.11.2 Recovery cause: Reset (Page 115) as follows.
				- Typical Value of Sleep mode is 155µs.
				- Typical Value of High-speed CR timer mode is 155µs.
				- Typical Value of Low-speed CR timer mode is 315µs.
				- Typical Value of Sub timer mode is 315µs.



Revision	ECN	Orig. of Change	Submission Date	Description of Change
				- Typical Value of RTC mode stop mode is 315µs, Max Value is 567µs.
				- Typical Value of Deep standby RTC mode without RAM retention is 336µs.
				- Typical Value of Deep standby RTC mode with RAM retention is 336µs.
				Modified the Chapter name "12.4.11 UART Timing" to "12.4.11 CSIO/UART Timing". (Page 72)
				Added the Baud rate spec in "12.4.11 CSIO/UART Timing".(Page 72, 74, 76, 78)
				Modified the expression for "Reference power supply current" from "between AVRH and AVSS" to "AVRH" in chapter 12.5. 12-bit A/D Converter (Page 103) Moved the value(1.0) in "State transition time to operation permission" from minimum to maximum.(Page 103) Modified the expression of Built-in CR in "1. Product Lineup"(Page 7)
				Modified the mode name of I ² C as follows(Page 2, 100)
				High-speed mode → Fast-mode, Typical Mode → Standard-mode
				Modified the typo as below.(Page 72, 74, 76, 78)
				SCLKx_0 → SCKx_0
				Modified typo in the "Recovery Count Time" table in 12.11.1 Recovery cause: Interrupt/WKUP (Page 113) and 12.11.2 Recovery Cause: Reset (Page 115) as follows.
				Old)
				Deep standby RTC mode with RAM retention
				Deep standby stop mode with RAM retention
				New)
				Deep standby RTC mode
				Deep standby stop mode