

LTC4097

USB/Wall Adapter Standalone Li-Ion/Polymer Battery Charger

FEATURES

- Charges Single-Cell Li-Ion/Polymer Battery from Wall Adapter and USB Inputs
- Automatic Input Detection (Wall Adapter Input has Charging Priority)
- Charge Current Programmable up to 1.2A from Wall Adapter Input
- Programmable Charge Current Termination
- NTC Thermistor Input for Temperature Qualified Charging
- Independent DC, USB Charge Current Programming
- Preset Float Voltage with ±0.6% Accuracy
- Thermal Regulation Maximizes Charge Rate Without Risk of Overheating*
- Charge Status Output
- Automatic Recharge
- 20µA Charger Quiescent Current in Shutdown
- Available in a Thermally Enhanced, Low Profile (0.75mm) 12-Lead (3mm × 2mm) DFN Package

APPLICATIONS

- Cellular Telephones
- MP3 Players
- Portable Handheld Devices

DESCRIPTION

The LTC[®]4097 is a standalone linear battery charger that is capable of charging a single-cell Li-Ion or Li-Polymer battery from both wall adapter and USB inputs. The charger can detect power at the inputs and automatically select the appropriate power source for charging.


No external sense resistor or blocking diode is required for charging due to the internal MOSFET architecture. Internal thermal feedback regulates the battery charge current to maintain a constant die temperature during high power operation or high ambient temperature conditions. The float voltage is fixed at 4.2V and the charge current is programmed with an external resistor. The LTC4097 terminates the charge cycle when the charge current drops below the user programmed termination threshold after the final float voltage is reached. The LTC4097 can be put into shutdown mode reducing the DCIN supply current to 20μ A, the USBIN supply current to 10μ A, and the battery drain current to less than 2μ A even with power applied to both inputs.

Other features include trickle charge, automatic recharge, undervoltage lockout, charge status output, an NTC thermistor input used to monitor battery temperature and VNTC power present output with 120mA drive capability.


T, LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. *Protected by U.S. Patents including 6522118.

TYPICAL APPLICATION





Complete Charge Cycle (1100mAh Battery)




ABSOLUTE MAXIMUM RATINGS

(Note 1,7)

V _{DCIN} , V _{USBIN}	
t < 1ms and Duty Cycle < 1% .	–0.3V to 7V
Steady State	–0.3V to 6V
BAT, CHRG, NTC, HPWR, SUSP	–0.3V to 6V
IDC, IUSB, ITERM	–0.3V to V _{CC} + 0.3V
BAT Short-Circuit Duration	Continuous
VNTC Short-Circuit Duration	Continuous
DCIN, BAT Pin Current (Note 6)	1.25A
USBIN Pin Current (Note 6)	1.1A
IDC, IUSB, ITERM Pin Current	1.25mA
Junction Temperature	
Operating Temperature Range (N	ote 2) –40°C to 85°C
Storage Temperature Range	–65°C to 125°C

PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. $V_{DCIN} = 5$ V, $V_{USBIN} = 5$ V, HPWR = 5V, NTC = 0V, $R_{IDC} = 1$ k Ω , $R_{IUSB} = 2$ k Ω , $R_{ITFBM} = 2k\Omega$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{DCIN}	Adapter Supply Voltage		•	4.25		5.5	V
V _{USBIN}	USB Supply Voltage		٠	4.25		5.5	V
	DCIN Supply Current	Charge Mode (Note 4), R _{IDC} = 10k Standby Mode; Charge Terminated Shutdown Mode (SUSP = 5V)	•		250 50 20	800 100 40	μΑ μΑ μΑ
I _{USBIN}	USBIN Supply Current	Charge Mode (Note 5), $R_{IUSB} = 10k$, $V_{DCIN} = 0V$ Standby Mode; Charge Terminated, $V_{DCIN} = 0V$ Shutdown ($V_{DCIN} = 0V$, SUSP = 5V) $V_{DCIN} > V_{USBIN}$	•		250 50 20 10	800 100 40 20	μΑ μΑ μΑ μΑ
V _{FLOAT}	Regulated Output (Float) Voltage	I _{BAT} = 1mA I _{BAT} = 1mA, 0°C < T _A < 85°C		4.179 4.158	4.2 4.2	4.221 4.242	V V
I _{BAT}	BAT Pin Current	$ \begin{array}{l} R_{IDC} = 1.25 k, \mbox{ Constant-Current Mode} \\ R_{IUSB} = 2.1 k, \mbox{ Constant-Current Mode} \\ R_{IUSB} = 2.1 k, \mbox{ Constant-Current Mode}, \mbox{ HPWR} = 0 V \\ R_{IDC} = 10 k \mbox{ or } R_{IUSB} = 10 k \\ \mbox{ Standby Mode}, \mbox{ Charge Terminated} \\ \mbox{ Shutdown Mode} (\mbox{ Charger Disabled}) \\ \mbox{ Sleep Mode} (V_{DCIN} = 0 V, \mbox{ V}_{USBIN} = 0 V) \\ \end{array} $		750 450 90 88	800 476 95 100 -5 -2 -5	850 500 100 112 -8 -4 -8	mA mA mA μA μA
VIDC	IDC Pin Regulated Voltage	Constant-Current Mode, R _{IDC} = 1.25k			1		V
V _{IUSB}	IUSB Pin Regulated Voltage	Constant-Current Mode, R _{IUSB} = 2k Constant-Current Mode, R _{IUSB} = 2k, HPWR = 0			1 0.2		V V
ITERMINATE	Charge Current Termination Threshold	R _{ITERM} = 1k R _{ITERM} = 2k R _{ITERM} = 10k		88 42 6	100 50 9.5	112 58 13	mA mA mA
I _{TRIKL}	Trickle Charge Current	$V_{BAT} < V_{TRIKL}$; $R_{IDC} = 1k$ $V_{BAT} < V_{TRIKL}$; $R_{IUSB} = 2k$		85 42	100 50	115 58	mA mA



ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. $V_{DCIN} = 5V$, $V_{USBIN} = 5V$, HPWR = 5V, NTC = 0V, $R_{IDC} = 1k\Omega$, $R_{IUSB} = 2k\Omega$, $R_{ITERM} = 2k\Omega$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{TRIKL}	Trickle Charge Threshold Voltage	V _{BAT} Rising Hysteresis	•	2.8	2.9 135	3	V mV
VUVDC	DCIN Undervoltage Lockout Voltage	From Low to High Hysteresis		4	4.22 200	4.4	V mV
V _{UVUSB}	USBIN Undervoltage Lockout Voltage	From Low to High Hysteresis		3.8	4 200	4.2	V mV
V _{ASD-DC}	V _{DCIN} – V _{BAT} Lockout Threshold Voltage	V_{DCIN} from High to Low, $V_{BAT} = 4.3V$ V_{DCIN} from Low to High, $V_{BAT} = 4.3V$		5	30 100	55	mV mV
V _{ASD-USB}	V _{USBIN} – V _{BAT} Lockout Threshold Voltage	V _{USBIN} from High to Low, V _{BAT} = 4.3V V _{USBIN} from Low to High, V _{BAT} = 4.3V		5	30 150	55	mV mV
V _{SUSP} , V _{HPWR}	V _{IL} , Logic Low Voltage					0.5	V
	V _{IH} , Logic High Voltage			1.2			V
R _{SUSP}	SUSP Pulldown Resistance		•		3.4		MΩ
R _{HPWR}	HPWR Pulldown Resistance		•		3.4		MΩ
VCHRG	CHRG Output Low Voltage	I _{CHRG} = 5mA	•		62	150	mV
ΔV_{RECHRG}	Recharge Battery Threshold Voltage	V _{FLOAT} – V _{RECHRG}		70	100	130	mV
t _{RECHRG}	Recharge Comparator Filter Time	V _{BAT} from High to Low			1.6		ms
t _{ITERM}	Termination Comparator Filter Time	I _{BAT} Drops Below Termination Threshold			3		ms
R _{ON-DC}	Power FET "ON" Resistance (Between DCIN and BAT)				420		mΩ
R _{ON-USB}	Power FET "ON" Resistance (Between USBIN and BAT)				470		mΩ
T _{LIM}	Junction Temperature in Constant-Temperature Mode				115		°C
IVNTC	VNTC Pin Current	V _{VNTC} = 4.55V DCIN Powered V _{VNTC} = 4.8V USBIN Powered			30 30		mA mA
V _{VNTC}	VNTC Bias Voltage	I _{VNTC} = 250μA		4.25		5.5	V
INTC	NTC Input Leakage Current	V _{NTC} = 1V			0	±1	μA
V _{NTC-COLD}	Cold Temperature Fault Threshold Voltage	Rising Threshold Hysteresis			.765 • V _{VN} .016 • V _{VN}		V V
V _{NTC-HOT}	Hot Temperature Fault Threshold Voltage	Falling Threshold Hysteresis			.349 • V _{VN} .016 • V _{VN}		V V
V _{NTC-DIS}	NTC Disable Threshold Voltage	NTC Input Voltage to GND (Falling) Hysteresis			.017 • V _{VN}).01 • V _{VNT}		V V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC4097 is guaranteed to meet the performance specifications from 0°C to 85°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: Failure to correctly solder the Exposed Pad of the package to the PC board will result in a thermal resistance much higher than 60°C/W. See

Thermal Considerations.


Note 4: Supply current includes IDC and ITERM pin current (approximately $100\mu A$ each) but does not include any current delivered to the battery through the BAT pin.


Note 5: Supply current includes IUSB and ITERM pin current (approximately 100 μ A each) but does not include any current delivered to the battery through the BAT pin.

Note 6: Guaranteed by long term current density limitations.


Note 7: V_{CC} is greater of DCIN or USBIN











Charge Current vs Battery Voltage

1200

1150

1100

1050

1000

950

900

850

800

3.0


3.2

I_{BAT} (mA)

 $V_{DCIN} = 5V$

 $R_{IDC} = 1k$


THERMAL REGULATION




Recharge Threshold Voltage vs Temperature

NTC = 0V, HPWR = 5V, $T_A = 25^{\circ}C$,


unless otherwise noted.



Charge Current vs Ambient Temperature with Thermal Regulation



I_{BAT} (mA)



Charge Current vs Battery Voltage

Charge Current vs Supply Voltage

 $V_{BAT}(V)$


3.6

3.8

4.0


4097 G13

3.4




Charge Current vs Battery Voltage

4097 G14





Charge Current vs Battery Voltage







$\mathsf{NTC}=\mathsf{0V},\,\mathsf{HPWR}=\mathsf{5V},\,\mathsf{T}_{\mathsf{A}}=\mathsf{25}^{\circ}\mathsf{C},$ unless otherwise noted.






VNTC-DCIN and VNTC-USBIN Power FET On-Resistance vs Temperature







SUSP Pin Threshold Voltage (On-to-Off) vs Temperature




CHRG Pin I-V Curve




HPWR Pin Threshold Voltage (On-to-Off) vs Temperature



CHRG Pin Output Low Voltage vs Temperature



SUSP Pin Pulldown Resistance vs Temperature









HPWR Pin Pulldown Resistance s Temperature


Shutdown Supply Current vs Temperature and V_{USBIN}



NTC = 0V, HPWR = 5V, $T_A = 25^{\circ}C$, unless otherwise noted.



Undervoltage Lockout Voltage (Falling) vs Temperature



PIN FUNCTIONS

DCIN (Pin 1): Wall Adapter Input Supply Pin. Provides power to the battery charger. The maximum supply current is 1.2A. This pin should be bypassed with a 1μ F capacitor.

USBIN (Pin 2): USB Input Supply Pin. Provides power to the battery charger. The maximum supply current is 1A. This pin should be bypassed with a 1μ F capacitor.

VNTC (Pin 3): Output Bias Voltage for NTC. A resistor from this pin to the NTC pin sets up the bias for an NTC thermistor. When the DCIN or USBIN pin voltage is sufficient to begin charging (i.e. when the DCIN or USBIN supply is greater than the undervoltage lockout thresholds and at least 100mV or 150mV, respectively, above the battery terminal), the VNTC pin is connected to the appropriate input through an internal P-channel MOSFET. If sufficient voltage to charge is not present on DCIN or USBIN the VNTC pin is high impedance. This output can source up to 120mA.

CHRG (Pin 4): Open-Drain Charge Status Output. When the LTC4097 is charging, the CHRG pin is pulled low by an internal N-channel MOSFET. When the charge cycle is completed, CHRG becomes high impedance. This output can sink up to 10mA, making it suitable for driving a LED.

SUSP (Pin 5): Charge Enable Input. A logic low on this pin enables the charger. If left floating, an internal $3.4M\Omega$ pull-down resistor defaults the LTC4097 to charge mode. Pull this pin high for shutdown.

NTC (Pin 6): Input to the NTC (Negative Temperature Coefficient) Thermistor Temperature Monitoring Circuit. For normal operation, connect a thermistor from the NTC pin to ground and a resistor of equal value from the NTC pin to VNTC. When the voltage at this pin drops below 0.349 • VNTC at hot temperatures or rises above 0.765 • VNTC at cold, charging is suspended and the CHRG pin output will keep the state in which it was before the event (low-Z or high-Z). Pulling this pin below 0.017 • VNTC disables the NTC feature. There is approximately 2°C of temperature hysteresis associated with each of the input comparator's thresholds.

HPWR (Pin 7): HPWR Enable Input. Used to control the amount of current drawn from the USB port. A logic high on the HPWR pin sets the charge current to 100% of the current programmed by the IUSB pin. A logic low on the HPWR pin sets the charge current to 20% of the current programmed by the IUSB pin. An internal $3.4M\Omega$ pull-down resistor defaults the HPWR pin to its low current state.

ITERM (Pin 8): Charge Termination Current Threshold Program. The termination current threshold, $I_{\text{TERMINATE}}$, is set by connecting a resistor, R_{ITERM} , to ground. $I_{\text{TERMINATE}}$ is set by the following formula:

$$I_{\text{TERMINATE}} = \frac{100V}{R_{\text{ITERM}}}$$

When the battery current, ${\sf I}_{\sf BAT}$, falls below the termination threshold, charging stops and the $\overline{\sf CHRG}$ output becomes high impedance.



PIN FUNCTIONS

IUSB (Pin 9): Charge Current Program for USB Power. The charge current is set by connecting a resistor, R_{IUSB} , to ground. When charging in constant current mode, this pin servos to 1V. The voltage on this pin can be used to measure the battery current delivered from the USBIN input using the following formula:

$$I_{BAT} = \frac{V_{IUSB}}{R_{IUSB}} \bullet 1000$$

IDC (Pin 10): Charge Current Program for Wall Adapter Power. The charge current is set by connecting a resistor, R_{IDC} , to ground. When charging in constant current mode, this pin servos to 1V. The voltage on this pin can be used

to measure the battery current delivered from the DCIN input using the following formula:

$$I_{BAT} = \frac{V_{IDC}}{R_{IDC}} \bullet 1000$$


GND (Pin 11): Ground.

BAT (Pin 12): Charger Output. This pin provides charge current to the battery and regulates the final float voltage to 4.2V.

Exposed Pad (Pin 13): Ground. The exposed backside of the package is ground and must be soldered to the PC board ground for electrical connection and maximum heat transfer.



BLOCK DIAGRAM





The LTC4097 is designed to efficiently manage charging a single-cell lithium-ion battery from two separate power sources: a wall adapter and USB power bus. Using the constant-current/constant-voltage algorithm, the charger can deliver up to 1.2A of charge current from the wall adapter supply or up to 1A of charge current from the USB supply with a final float voltage accuracy of $\pm 0.6\%$. The LTC4097 has two internal P-channel power MOSFETs, thermal regulation and shut down circuitry. No blocking diodes or external sense resistors are required.

Power Source Selection

The LTC4097 can charge a battery from either the wall adapter input or the USB port input. The LTC4097 automatically senses the presence of voltage at each input. If both power sources are present, the LTC4097 defaults to the wall adapter source provided sufficient power is present at the DCIN input. "Sufficient power" is defined as:

- Supply voltage is greater than the UVLO threshold.
- Supply voltage is greater than the battery voltage by 30mV (100mV or 150mV rising, 30mV falling).

The VNTC output pin indicates that sufficient input voltage is available. Table 1 describes the behavior of the power source selection.

Table 1. Power Source Selection

	V _{USBIN} > 4V and V _{USBIN} > BAT + 30mV	V _{USBIN} < 4V or V _{USBIN} < BAT + 30mV
V _{DCIN} > 4.2V and V _{DCIN} > BAT + 30mV	Charger powered from wall adapter source; USBIN current < 25µA	Charger powered from wall adapter source
V _{DCIN} < 4.2V or V _{DCIN} < BAT + 30mV	Charger powered from USB source	No charging

Programming and Monitoring Charge Current

The charge current delivered to the battery from the wall adapter supply is programmed using a single resistor from the IDC pin to ground.

$$\mathsf{R}_{\mathsf{IDC}} = \frac{1000\mathsf{V}}{\mathsf{I}_{\mathsf{CHRG}(\mathsf{DC})}}, \ \mathsf{I}_{\mathsf{CHRG}(\mathsf{DC})} = \frac{1000\mathsf{V}}{\mathsf{R}_{\mathsf{IDC}}}$$

Similarly, the charge current from the USB supply is programmed using a single resistor from the IUSB pin to ground. Setting HPWR pin to its high state will select 100% of the programmed charge current, while setting HPWR to its low state will select 20% of the programmed charge current.

$$R_{IUSB} = \frac{1000V}{I_{CHRG(USB)}} (HPWR = HIGH)$$
$$I_{CHRG(USB)} = \frac{1000V}{R_{IUSB}} (HPWR = HIGH)$$
$$I_{CHRG(USB)} = \frac{200V}{R_{IUSB}} (HPWR = LOW)$$

Charge current out of the BAT pin can be determined at any time by monitoring the IDC or IUSB pin voltage and applying the following equations:

$$I_{BAT} = \frac{V_{IDC}}{R_{IDC}} \bullet 1000, \text{ (charging from wall adapter)}$$
$$I_{BAT} = \frac{V_{IUSB}}{R_{IUSB}} \bullet 1000,$$
$$\text{(charging from USB supply HPWB = HIGH)}$$

(charging from USB supply, HPWR = High

$$I_{BAT} = \frac{V_{IUSB}}{R_{IUSB}} \bullet 200,$$

(charging from USB supply, HPWR = LOW)



Programming Charge Termination

The charge cycle terminates when the charge current falls below the programmed termination threshold during constant-voltage mode. This threshold is set by connecting an external resistor, R_{ITERM} , from the ITERM pin to ground.

The charge termination current threshold ($I_{\text{TERMINATE}}$) is set by the following equation:

 $R_{ITERM} = \frac{100V}{I_{TERMINATE}}, I_{TERMINATE} = \frac{100V}{R_{ITERM}}$

The termination condition is detected by using an internal filtered comparator to monitor the ITERM pin. When the ITERM pin voltage drops below 100mV* for longer than t_{TERMINATE} (typically 3ms), the charge cycle terminates, charge current latches off and the LTC4097 enters standby mode. When charging, transient loads on the BAT pin can cause the ITERM pin to fall below 100mV for short periods of time before the DC charge current has dropped below the programmed termination current. The 3ms filter time (t_{TERMINATE}) on the termination comparator ensures that transient loads of this nature do not result in premature charge cycle termination. Once the average charge current drops below the programmed termination threshold, the LTC4097 terminates the charge cycle and ceases to provide any current out of the BAT pin. In this state, any load on the BAT pin must be supplied by the battery.

Low-Battery Charge Conditioning (Trickle Charge)

This feature ensures that deeply discharged batteries are gradually charged before applying full charge current. If the BAT pin voltage is below 2.9V, the LTC4097 supplies 1/10th of the full charge current to the battery until the BAT pin rises above 2.9V. For example, if the charger is

 $^{*}\mbox{Any external sources that hold the ITERM pin above 100mV will prevent the LTC4097 from terminating a charge cycle.$

programmed to charge at 800mA from the wall adapter input and 500mA from the USB input, the charge current during trickle charge mode would be 80mA and 50mA, respectively.

Automatic Recharge

In standby mode, the charger sits idle and monitors the battery voltage using a comparator with a 1.6ms filter time (t_{RECHRG}). A charge cycle automatically restarts when the battery voltage falls below 4.1V (which corresponds to approximately 80%-90% battery capacity). This ensures that the battery is kept at, or near, a fully charged condition and eliminates the need for periodic charge cycle initiations. If the battery is removed from the charger, a sawtooth waveform appears at the battery output. This is caused by the repeated cycling between termination and recharge events. This cycling results in pulsing at the CHRG output; an LED connected to this pin will exhibit a blinking pattern, indicating to the user that a battery is not present. The frequency of the sawtooth is dependent on the amount of output capacitance.

Status Indicators

The charge status output (CHRG) has two states: pull-down and high impedance. The pull-down state indicates that the LTC4097 is in a charge cycle. Once the charge cycle has terminated or the LTC4097 is disabled, the pin state becomes high impedance. The pull-down state is capable of sinking up to 10mA.

The power present output (VNTC) has two states: DCIN/ USBIN voltages and high impedance. The high impedance state indicates that sufficient voltage is not present at either DCIN or USBIN, therefore no charging will occur. The VNTC output is capable of sourcing up to 120mA steady state and includes short circuit protection.



Manual Shutdown

The SUSP pin has a 3.4M Ω pulldown resistor to GND. A logic low enables the charger and a logic high disables it (the pulldown defaults the charger to the charging state). The DCIN input draws 20µA when the charger is in shutdown. The USBIN input draws 20µA during shutdown if no power is applied to DCIN, but draws only 10µA when V_{DCIN} > V_{USBIN}.

NTC Thermistor

The battery temperature is measured by placing a negative temperature coefficient (NTC) thermistor close to the battery pack. The NTC circuitry is shown in the Block Diagram of Figure 4. To use this feature, connect the NTC thermistor, R_{NTC} , between the NTC pin and ground and a bias resistor, R_{NOM} , from VNTC to NTC. R_{NOM} should be a 1% resistor with a value equal to the value of the chosen NTC thermistor at 25°C (R25).

The LTC4097 will pause charging when the resistance of the 100k NTC thermistor drops to 0.54 times the value of R25 or approximately 54k (for a Vishay "Curve 1" thermistor, this corresponds to approximately 40°C). As the temperature drops, the resistance of the NTC thermistor rises. The LTC4097 is also designed to pause charging when the value of the NTC thermistor increases to 3.25 times the value of R25. For a Vishay "Curve 1" thermistor this resistance, 325k, corresponds to approximately 0°C. The hot and cold comparators each have approximately 3°C of hysteresis to prevent oscillation about the trip point. Grounding the NTC pin disables all NTC functionality.

Thermal Limiting

An internal thermal feedback loop reduces the programmed charge current if the die temperature attempts to rise above a preset value of approximately 115°C. This feature protects the LTC4097 from excessive temperature and allows the user to push the limits of the power handling capability of a given circuit board without risk of damaging the device. The charge current can be set according to typical (not worst case) ambient temperature with the assurance that the charger will automatically reduce the current in worst case conditions. A safety thermal shut down circuit will turn off the charger if the die temperature rises above a value of approximately 150°C. DFN power considerations are discussed further in the Applications Information section.






Figure 1. LTC4097 State Diagram of a Charge Cycle



Using a Single Charge Current Program Resistor

In applications where the programmed wall adapter charge current and USB charge current are the same, a single program resistor can be used to set both charge currents. Figure 2 shows a charger circuit that uses one charge current program resistor. In this circuit, one resistor programs the same charge current for each input supply.

$$I_{CHRG(DC)} = I_{CHRG(USB)} = \frac{1000V}{R_{SET}}$$

The LTC4097 can also program the wall adapter charge current and USB charge current independently using two program resistors, R_{IDC} and R_{IUSB} . Figure 3 shows a charger circuit that sets the wall adapter charge current to 800mA and the USB charge current to 500mA.

Stability Considerations

The constant-voltage mode feedback loop is stable without any compensation provided a battery is connected to the charger output. However, a 4.7 μ F capacitor with a 1 Ω series resistor is recommended at the BAT pin to keep the ripple voltage low when the battery is disconnected. When the charger is in constant-current mode, the charge current program pin (IDC or IUSB) is in the feedback loop, not the battery. The constant-current mode stability is affected by the impedance at the charge current program pin. With no additional capacitance on this pin, the charger is stable with program resistor values as high as 20K Ω (I_{CHRG} = 50mA); however, additional capacitance on these nodes reduces the maximum allowed program resistor.




Figure 2. Dual Input Charger Circuit. The Wall Adapter Charge Current and USB Charge Current are Both Programmed to be 500mA

Power Dissipation

When designing the battery charger circuit, it is not necessary to design for worst-case power dissipation scenarios because the LTC4097 automatically reduces the charge current during high power conditions. The conditions that cause the LTC4097 to reduce charge current through thermal feedback can be approximated by considering the power dissipated in the IC. Most of the power dissipation is generated from the internal MOSFET pass device. Thus, the power dissipation is calculated to be:

$$P_D = (V_{CC} - V_{BAT}) \bullet I_{BAT}$$

 P_D is the power dissipated, V_{CC} is the input supply voltage (either DCIN or USBIN), V_{BAT} is the battery voltage and I_{BAT} is the charge current. The approximate ambient temperature at which the thermal feedback begins to protect the IC is:

Example: An LTC4097 operating from a 5V USB adapter (on the USBIN input) is programmed to supply 500mA full-scale current to a discharged Li-Ion battery with a voltage of 3.3V. Assuming θ_{JA} is 60°C/W (see Thermal Considerations), the ambient temperature at which the LTC4097 will begin to reduce the charge current is approximately:

$$T_{A} = 115^{\circ}C - (5V - 3.3V) \bullet (500mA) \bullet 60^{\circ}C/W$$
$$T_{A} = 115^{\circ}C - 0.85W \bullet 60^{\circ}C/W = 115^{\circ}C - 51^{\circ}C$$
$$T_{A} = 64^{\circ}C$$




Figure 3. Full Featured Dual Input Charger Circuit

The LTC4097 can be used above 64°C ambient, but the charge current will be reduced from 500mA. The approximate current at a given ambient temperature can be approximated by:

$$I_{BAT} = \frac{115^{\circ}C - T_A}{(V_{IN} - V_{BAT}) \bullet \Theta_{JA}}$$

Using the previous example with an ambient temperature of 75°C, the charge current will be reduced to approximately:

$$I_{BAT} = \frac{115^{\circ}C - 75^{\circ}C}{(5V - 3.3V) \bullet 60^{\circ}C / W} = \frac{40^{\circ}C}{102^{\circ}C / A}$$
$$I_{BAT} = 392\text{mA}$$

It is important to remember that LTC4097 applications do not need to be designed for worst-case thermal conditions, since the IC will automatically reduce power dissipation when the junction temperature reaches approximately 115°C. Moreover a thermal shut down protection circuit around 150°C safely prevents any damage by forcing the LTC4097 into shut down mode.

Thermal Considerations

In order to deliver maximum charge current under all conditions, it is critical that the exposed metal pad on the backside of the LTC4097 package is properly soldered to the PC board ground. When correctly soldered to a 2500mm² double sided 1oz copper board, the LTC4097 has a thermal resistance of approximately 60°C/W. Failure to make thermal contact between the exposed pad on the backside of the package and the copper board will result in thermal resistances far greater than 60°C/W. As an example, a correctly soldered LTC4097 can deliver over 500mA to a battery from a 5V supply at room temperature. Without a good backside thermal connection, this number would drop to much less than 300mA.

Alternate NTC Thermistors and Biasing

The LTC4097 provides temperature qualified charging if a grounded thermistor and a bias resistor are connected to NTC. By using a bias resistor whose value is equal to the room temperature resistance of the thermistor (R25) the upper and lower temperatures are pre-programmed to approximately 40°C and 0°C, respectively (assuming a Vishay "Curve 1" thermistor).

The upper and lower temperature thresholds can be adjusted by either a modification of the bias resistor value or by adding a second adjustment resistor to the circuit. If only the bias resistor is adjusted, then either the upper or the lower threshold can be modified but not both. The other trip point will be determined by the characteristics of the thermistor. Using the bias resistor in addition to an adjustment resistor, both the upper and the lower temperature trip points can be independently programmed with the constraint that the difference between the upper and lower temperature thresholds cannot decrease. Examples of each technique are given below.

NTC thermistors have temperature characteristics which are indicated on resistance-temperature conversion tables. The Vishay-Dale thermistor NTHS0603N011-N1003F, used in the following examples, has a nominal value of 100k and follows the Vishay "Curve 1" resistance-temperature characteristic.

In the explanation below, the following notation is used.

R25 = Value of the Thermistor at 25°C

 $R_{NTC|COLD}$ = Value of thermistor at the cold trip point

 $R_{\mbox{NTC}|\mbox{HOT}}$ = Value of the thermistor at the hot trip point

 r_{COLD} = Ratio of $R_{NTC|COLD}$ to R25

 r_{HOT} = Ratio of $R_{NTC|HOT}$ to R25

 R_{NOM} = Primary thermistor bias resistor (see Figure 4)

R1 = Optional temperature range adjustment resistor (see Figure 5)

The trip points for the LTC4097's temperature qualification are internally programmed at 0.349 • VNTC for the hot threshold and 0.765 • VNTC for the cold threshold.

Therefore, the hot trip point is set when:

 $\frac{R_{\text{NTC|HOT}}}{R_{\text{NOM}} + R_{\text{NTC|HOT}}} \bullet \text{VNTC} = 0.349 \bullet \text{VNTC}$






Figure 4. Typical NTC Thermistor Circuit

and the cold trip point is set when:

 $\frac{R_{NTC|COLD}}{R_{NOM} + R_{NTC|COLD}} \bullet VNTC = 0.765 \bullet VNTC$

Solving these equations for $R_{\text{NTC}|\text{COLD}}$ and $R_{\text{NTC}|\text{HOT}}$ results in the following:

 $R_{NTCICOLD} = 0.536 \bullet R_{NOM}$

and

R_{NTCICOLD} = 3.25 • R_{NOM}

By setting R_{NOM} equal to R25, the above equations result in $r_{HOT} = 0.536$ and $r_{COLD} = 3.25$. Referencing these ratios to the Vishay Resistance-Temperature Curve 1 chart gives a hot trip point of about 40°C and a cold trip point of about 0°C. The difference between the hot and cold trip points is approximately 40°C.

By using a bias resistor, R_{NOM} , different in value from R25, the hot and cold trip points can be moved in either direction. The temperature span will change somewhat due to the non-linear behavior of the thermistor. The following equations can be used to easily calculate a new value for the bias resistor:

$$\mathsf{R}_{\mathsf{NOM}} = \frac{\mathsf{r}_{\mathsf{HOT}}}{0.536} \bullet \mathsf{R25}$$

 $\mathsf{R}_{\mathsf{NOM}} = \frac{\mathsf{r}_{\mathsf{COLD}}}{3.25} \bullet \mathsf{R25}$




Figure 5. NTC Thermistor Circuit with Additional Bias Resistor

where r_{HOT} and r_{COLD} are the resistance ratios at the *desired* hot and cold trip points. Note that these equations are linked. Therefore, only one of the two trip points can be chosen, the other is determined by the default ratios designed in the IC. Consider an example where a 60°C hot trip point is desired.

From the Vishay Curve 1 R-T characteristics, r_{HOT} is 0.2488 at 60°C. Using the above equation, R_{NOM} should be set to 46.4k. With this value of R_{NOM} , the cold trip point is about 16°C. Notice that the span is now 44°C rather than the previous 40°C. This is due to the decrease in "temperature gain" of the thermistor as absolute temperature increases.

The upper and lower temperature trip points can be independently programmed by using an additional bias resistor as shown in Figure 5. The following formulas can be used to compute the values of R_{NOM} and R1:

$$R_{\text{NOM}} = \frac{r_{\text{COLD}} - r_{\text{HOT}}}{2.714} \bullet R25$$
$$R1 = 0.536 \bullet R_{\text{NOM}} - r_{\text{HOT}} \bullet R25$$

For example, to set the trip points to 0°C and 45°C with a Vishay Curve 1 thermistor choose

$$\mathsf{R}_{\mathsf{NOM}} = \frac{3.266 - 0.4368}{2.714} \bullet 100\mathsf{k} = 104.2\mathsf{k}$$



the nearest 1% value is 105k.

R1 = 0.536 • 105k - 0.4368 • 100k = 12.6k

the nearest 1% value is 12.7k. The final solution is shown in Figure 5 and results in an upper trip point of 45°C and a lower trip point of 0°C.

Protecting the USB Pin and Wall Adapter Input from Overvoltage Transients

Caution must be exercised when using ceramic capacitors to bypass the USBIN or the wall adapter inputs. High voltage transients can be generated when the USB or wall adapter is hot plugged. When power is supplied via the USB bus or wall adapter, the cable inductance along with the self resonant and high Q characteristics of ceramic capacitors can cause substantial ringing which could exceed the maximum voltage ratings and damage the LTC4097. Refer to Linear Technology Application Note 88, entitled "Ceramic Input Capacitors Can Cause Overvoltage Transients" for a detailed discussion of this problem. Always use an oscilloscope to check the voltage waveforms at the USBIN and DCIN pins during USB and wall adapter hot-plug events to ensure that overvoltage transients have been adequately removed.

Reverse Polarity Input Voltage Protection

In some applications, protection from reverse polarity voltage on the input supply pins is desired. If the supply voltage is high enough, a series blocking diode can be used. In other cases where the voltage drop must be kept low, a P-channel MOSFET can be used (as shown in Figure 6).





Figure 6. Low Loss Input Reverse Polarity Protection




PACKAGE DESCRIPTION

DDB Package 12-Lead Plastic DFN (3mm × 2mm)

(Reference LTC DWG # 05-08-1723 Rev \hat{Q})



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



NOTE:

1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE

2. DRAWING NOT TO SCALE

3. ALL DIMENSIONS ARE IN MILLIMETERS

4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE

- 5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

