

# 1.6GHz to 2.7GHz High Dynamic Range Downconverting Mixer

# FEATURES

Conversion Gain: 8dB at 2.4GHz

■ IIP3: 26.8dBm at 2.4GHz

Noise Figure: 9.9dB at 2.4GHz

■ 17.3dB NF Under +5dBm Blocking

High Input P1dB

■ 3.3V Supply, 660mW Power Consumption

Shutdown Pin

■  $50\Omega$  Single-Ended RF and LO Inputs

**LO** Inputs  $50\Omega$  Matched when Shutdown

High Isolation LO Switch

OdBm LO Drive Level

High LO-RF and LO-IF Isolation

Small Solution Size

■ 20-Lead (5mm × 5mm) QFN package

#### **APPLICATIONS**

 Wireless Infrastructure Receivers (LTE, W-CDMA, TD-SCDMA, WiMAX, GSM1800)

■ Point-to-Point Microwave Links

High Dynamic Range Downmixer Applications

#### DESCRIPTION

The LTC®5542 is part of a family of high dynamic range, high gain, passive downconverting mixers covering the 600MHz to 4GHz frequency range. The LTC5542 is optimized for 1.6GHz to 2.7GHz RF applications. The LO frequency must fall within the 1.7GHz to 2.5GHz range for optimum performance. A typical application is a LTE or WiMAX receiver with a 2.3GHz to 2.7GHz RF input and low-side LO.

The LTC5542 is designed for 3.3V operation, however; the IF amplifier can be powered by 5V for the highest P1dB. An integrated SPDT LO switch with fast switching accepts two active LO signals, while providing high isolation.


The LTC5542's high conversion gain and high dynamic range enable the use of lossy IF filters in high-selectivity receiver designs, while minimizing the total solution cost, board space and system-level variation.

**High Dynamic Range Downconverting Mixer Family** 


PART#	RF RANGE	LO RANGE
LTC5540	600MHz –1.3GHz	700MHz – 1.2GHz
LTC5541	1.3GHz – 2.3GHz	1.4GHz – 2.0GHz
LTC5542	1.6GHz – 2.7GHz	1.7GHz – 2.5GHz
LTC5543	2.3GHz – 4GHz	2.4GHz – 3.6GHz

### TYPICAL APPLICATION

#### Wideband Receiver



# Wideband Conversion Gain, IIP3 and NF vs IF Output Frequency




#### **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

3.8V
3.8V
5.5V
$0.3V$ to $V_{CC} + 0.3V$
$0.3V$ to $V_{CC} + 0.3V$
9dBm
±0.5V
15dBm
±0.1V
40°C to 85°C
65°C to 150°C
150°C

#### PIN CONFIGURATION



#### ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC5542IUH#PBF	LTC5542IUH#TRPBF	5542	20-Lead (5mm x 5mm) Plastic QFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

# **AC ELECTRICAL CHARACTERISTICS** $V_{CC} = 3.3V$ , $V_{CCIF} = 3.3V$ , SHDN = Low, $T_A = 25^{\circ}C$ , $P_{L0} = 0 dBm$ , unless otherwise noted. Test circuit shown in Figure 1. (Notes 2, 3, 4)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS		
LO Input Frequency Range			1700 to 2500		MHz		
RF Input Frequency Range	Low-Side LO High-Side LO		1900 to 270 1600 to 230	-	MHz MHz		
IF Output Frequency Range	Requires External Matching		5 to 500		MHz		
RF Input Return Loss	$Z_0 = 50\Omega$ , 1600MHz to 2700MHz		>12		dB		
LO Input Return Loss	$Z_0 = 50\Omega$ , 1700MHz to 2500MHz		>12		>12 dB		
IF Output Return Loss	Requires External Matching		>12		dB		
LO Input Power	f <sub>L0</sub> = 1700MHz to 2500MHz	-4	0	6	dBm		
LO to RF Leakage	f <sub>L0</sub> = 1700MHz to 2500MHz		<-32		dBm		
LO to IF Leakage	f <sub>L0</sub> = 1700MHz to 2500MHz		<-40		dBm		
LO Switch Isolation	L01 Selected, 1700MHz $<$ f <sub>L0</sub> $<$ 2500MHz L02 Selected, 1700MHz $<$ f <sub>L0</sub> $<$ 2500MHz		49 52		.*		dB dB
RF to LO Isolation	f <sub>RF</sub> = 1600MHz to 2700MHz		>49		dB		
RF to IF Isolation	f <sub>RF</sub> = 1600MHz to 2700MHz		>35		dB		
	<u>'</u>				5542f		



# $\begin{array}{ll} \textbf{AC ELECTRICAL CHARACTERISTICS} & \textbf{$V_{CC} = 3.3V$, $V_{CCIF} = 3.3V$, $SHDN = Low$, $T_A = 25^{\circ}C$, $P_{L0} = 0dBm$, $P_{RF} = -3dBm$ ($\Delta f = 2MHz$ for two-tone IIP3 tests),unless otherwise noted. Test circuit shown in Figure 1. (Notes 2, 3, 4) \\ \end{array}$

Low-Side LO Downmixer Application: RF = 1900 to 2700MHz, IF = 190MHz,  $f_{L0}$  =  $f_{RF}$ - $f_{IF}$ 

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Conversion Gain	RF = 2150MHz RF = 2400MHz RF = 2650MHz	6.5	8.5 8.0 7.4		dB
Conversion Gain Flatness	RF = 2350 ±30MHz, LO = 2160MHz, IF=190 ±30MHz		±0.15		dB
Conversion Gain vs Temperature	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, RF = 2400\text{MHz}$		-0.006		dB/°C
Input 3 <sup>rd</sup> Order Intercept	RF = 2150MHz RF = 2400MHz RF = 2650MHz	24.0	27.2 26.8 25.3		dBm
SSB Noise Figure	RF = 2150MHz RF = 2400MHz RF = 2650MHz		9.9 9.9 10.2		dB
SSB Noise Figure Under Blocking	$f_{RF}$ = 2400MHz, $f_{LO}$ = 2210MHz, $f_{BLOCK}$ = 2500MHz, $P_{BLOCK}$ = 5dBm		17.3		dB
$2RF - 2LO$ Output Spurious Product $(f_{RF} = f_{LO} + f_{IF}/2)$	$f_{RF} = 2305MHz$ at $-10dBm$ , $f_{LO} = 2210MHz$ , $f_{IF} = 190MHz$		-62		dBc
$3RF - 3LO$ Output Spurious Product $(f_{RF} = f_{LO} + f_{IF}/3)$	f <sub>RF</sub> = 2273.33MHz at -10dBm, f <sub>LO</sub> = 2210MHz, f <sub>IF</sub> = 190MHz		-73		dBc
Input 1dB Compression	$RF = 2400MHz, V_{CCIF} = 3.3V$ $RF = 2400MHz, V_{CCIF} = 5V$		11.3 14.7		dBm

#### High-Side LO Downmixer Application: RF = 1600-2300MHz, IF = 190MHz, $f_{L0} = f_{RF} + f_{IF}$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Conversion Gain	RF = 1750MHz RF = 1950MHz RF = 2150MHz	6.5	8.8 8.5 8.0		dB
Conversion Gain Flatness	RF = 1950MHz ±30MHz, LO = 2140MHz, IF = 190 ±30MHz		±0.20		dB
Conversion Gain vs Temperature	$T_A = -40$ °C to 85°C, RF = 1950MHz		-0.006		dB/°C
Input 3rd Order Intercept	RF = 1750MHz RF = 1950MHz RF = 2150MHz	23.0	25.1 25.2 24.6		dBm
SSB Noise Figure	RF = 1750MHz RF = 1950MHz RF = 2150MHz		9.0 9.4 10.3	11.0	dB
SSB Noise Figure Under Blocking	$f_{RF}$ = 1950MHz, $f_{LO}$ = 2140MHz, $f_{IF}$ = 190MHz $f_{BLOCK}$ = 1850MHz, $P_{BLOCK}$ = 5dBm		17.5		dB
$2LO - 2RF$ Output Spurious Product $(f_{RF} = f_{LO} - f_{JF/2})$	$f_{RF} = 2045 MHz$ at $-10 dBm$ , $f_{LO} = 2140 MHz$ $f_{IF} = 190 MHz$		-67		dBc
$3LO - 3RF$ Output Spurious Product $(f_{RF} = f_{LO} - f_{IF/3})$	$f_{RF} = 2076.67 MHz$ at $-10 dBm$ , $f_{LO} = 2140 MHz$ $f_{IF} = 190 MHz$		-73		dBc
Input 1dB Compression	RF = 1950MHz, $V_{CCIF}$ = 3.3V RF = 1950MHz, $V_{CCIF}$ = 5V		11.0 14.4		dBm



### DC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 3.3V$ ,  $V_{CCIF} = 3.3V$ , SHDN = Low,  $T_A = 25^{\circ}C$ , unless otherwise

noted. Test circuit shown in Figure 1. (Note 2)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply Requirements (V <sub>CC</sub> , V <sub>CCIF</sub> )	·				
V <sub>CC</sub> Supply Voltage (Pins 6, 8 and 14)		3.1	3.3	3.5	V
V <sub>CCIF</sub> Supply Voltage (Pins 18 and 19)		3.1	3.3	5.3	V
V <sub>CC</sub> Supply Current (Pins 6 + 8 + 14) V <sub>CCIF</sub> Supply Current (Pins 18 + 19) Total Supply Current (V <sub>CC</sub> + V <sub>CCIF</sub> )			99 100 199	116 120 236	mA
Total Supply Current – Shutdown	SHDN = High			500	μA
Shutdown Logic Input (SHDN) Low = On, H	igh = Off				
SHDN Input High Voltage (Off)		3			V
SHDN Input Low Voltage (On)				0.3	V
SHDN Input Current	-0.3V to V <sub>CC</sub> + 0.3V	-20		30	μА
Turn On Time			1		μs
Turn Off Time			1.5		μs
LO Select Logic Input (LOSEL) Low = LO1 S	Selected, High = LO2 Selected				
LOSEL Input High Voltage		3			V
LOSEL Input Low Voltage				0.3	V
LOSEL Input Current	-0.3V to V <sub>CC</sub> + 0.3V	-20		30	μА
LO Switching Time			50		ns


**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


**Note 2:** The LTC5542 is guaranteed functional over the operating temperature range from  $-40^{\circ}$ C to 85°C.


**Note 3:** SSB Noise Figure measured with a small-signal noise source, bandpass filter and 6dB matching pad on RF input, bandpass filter and 6dB matching pad on the LO input, and no other RF signals applied.

**Note 4:** LO switch isolation is measured at the IF output port at the IF frequency with  $f_{LO1}$  and  $f_{LO2}$  offset by 2MHz.

# TYPICAL DC PERFORMANCE CHARACTERISTICS SHDN = Low, Test circuit shown in Figure 1.












#### TYPICAL AC PERFORMANCE CHARACTERISTICS


 $V_{CC} = 3.3V$ ,  $V_{CCIF} = 3.3V$ , SHDN = Low,  $T_A = 25^{\circ}C$ ,  $P_{LO} = 0$ dBm,  $P_{RF} = -3$ dBm (-3dBm/tone for two-tone IIP3 tests,  $\Delta f = 2$ MHz), IF = 190MHz, unless otherwise noted. Test circuit shown in Figure 1.









#### 2150MHz Conversion Gain, IIP3 and NF vs LO Power









2650MHz Conversion Gain, IIP3 and NF vs LO Power




#### Conversion Gain, IIP3 and NF vs Supply Voltage (Single Supply)



#### Conversion Gain, IIP3 and NF vs IF Supply Voltage (Dual Supply)



2400MHz Conversion Gain, IIP3 and RF Input P1dB vs Temperature




55421


#### TYPICAL AC PERFORMANCE CHARACTERISTICS Low-Side LO

 $V_{CC}$  = 3.3V,  $V_{CCIF}$  = 3.3V, SHDN = Low,  $T_A$  = 25°C,  $P_{LO}$  = 0dBm,  $P_{RF}$  = -3dBm (-3dBm/tone for 2-tone IIP3 tests,  $\Delta f$  = 2MHz), IF = 190MHz, unless otherwise noted. Test circuit shown in Figure 1.


# 2-Tone IF Output Power, IM3 and IM5 vs RF Input Power




Single-Tone IF Output Power,  $2 \times 2$  and  $3 \times 3$  Spur vs RF Input Power




 $2\times 2$  and  $3\times 3$  Spur Suppression vs LO Power




SSB Noise Figure vs RF Blocker Level



LO Switch Isolation vs LO Frequency-LO1 Selected




LO Switch Isolation vs LO Frequency-LO2 Selected




SOLATION (dB)

High-Side LO


O-----ion Ooin Distribution




**IIP3** Distribution



**SSB Noise Figure Distribution** 



**TYPICAL AC PERFORMANCE CHARACTERISTICS** High-Side L0  $V_{CC} = 3.3V$ ,  $V_{CCIF} = 3.3V$ , SHDN = Low,  $T_A = 25^{\circ}C$ ,  $P_{LO} = 0dBm$ ,  $P_{RF} = -3dBm$  (-3dBm/tone for 2-tone IIP3 tests,  $\Delta f = 2MHz$ ), IF = 190MHz, unless otherwise noted. Test circuit shown in Figure 1.



5542 G25

5542 G24

5542 G26 5542f

#### PIN FUNCTIONS

**NC (Pin 1):** This pin is not connected internally. It can be left floating, connected to ground or to  $V_{CC}$ .

RF (Pin 2): Single-Ended Input for the RF Signal. This pin is internally connected to the primary side of the RF input transformer, which has low DC resistance to ground. A series DC-blocking capacitor should be used to avoid damage to the integrated transformer. The RF input is impedance matched, as long as the selected LO input is driven with a OdBm ±6dB source between 1.7GHz and 2.5GHz.

**CT (Pin 3):** RF Transformer Secondary Center-Tap. This pin may require a bypass capacitor to ground. See the Applications Information section. This pin has an internally generated bias voltage of 1.2V. It must be DC-isolated from ground and  $V_{\rm CC}$ .

**GND** (Pins 4, 10, 12, 13, 17, Exposed Pad Pin 21): Ground. These pins must be soldered to the RF ground plane on the circuit board. The exposed pad metal of the package provides both electrical contact to ground and good thermal contact to the printed circuit board.

**SHDN (Pin 5):** Shutdown Pin. When the input voltage is less than 0.3V, the internal circuits supplied through pins 6, 8, 14, 18 and 19 are enabled. When the input voltage is greater than 3V, all circuits are disabled. Typical input current is less than  $10\mu A$ . This pin must not be allowed to float.

 $V_{CC2}$  (Pin 6) and  $V_{CC1}$  (Pin 8): Power Supply Pins for the LO Buffer and Bias Circuits. These pins are internally connected and must be externally connected to a regulated 3.3V supply, with bypass capacitors located close to the pin. Typical current consumption is 99mA.

**LOBIAS (Pin 7):** This Pin Allows Adjustment of the LO Buffer Current. Typical DC voltage is 2.2V.

**LOSEL (Pin 9):** LO1/LO2 Select Pin. When the input voltage is less than 0.3V, the LO1 port is selected. When the input voltage is greater than 3V, the LO2 port is selected. Typical input current is  $11\mu A$  for LOSEL = 3.3V. This pin must not be allowed to float.

**LO1 (Pin 11) and LO2 (Pin 15):** Single-Ended Inputs for the Local Oscillators. These pins are internally biased at 0V and require external DC blocking capacitors. Both inputs are internally matched to  $50\Omega$ , even when the chip is disabled (SHDN = high).


**V<sub>CC3</sub> (Pin 14):** Power Supply Pin for the LO Switch. This pin must be connected to a regulated 3.3V supply and bypassed to ground with a capacitor near the pin. Typical DC current consumption is less than 100µA.

**IFGND (Pin 16):** DC Ground Return for the IF Amplifier. This pin must be connected to ground to complete the IF amplifier's DC current path. Typical DC current is 100mA.


**IF**<sup>-</sup> (**Pin 18**) and **IF**<sup>+</sup> (**Pin 19**): Open-Collector Differential Outputs for the IF Amplifier. These pins must be connected to a DC supply through impedance matching inductors, or a transformer center-tap. Typical DC current consumption is 50mA into each pin.

**IFBIAS (Pin 20):** This Pin Allows Adjustment of the IF Amplifier Current. Typical DC voltage is 2.1V.

# **BLOCK DIAGRAM**



# **TEST CIRCUIT**



L1, L2 vs IF Frequencies			
IF (MHz)	L1, L2 (nH)		
140	270		
190	150		
240	100		
300	56		
380	33		

REF DES	VALUE	SIZE	COMMENTS
C1, C6, C7, C8	22pF	0402	AVX
C3, C4	4.7pF	0402	AVX
C5, C9	1μF	0603	AVX
C10	1000pF	0402	AVX
C11	0.7pF	0402	AVX
L1, L2	150nH	0603	Coilcraft 0603CS
T1 (Alternate)	TC4-1W-7ALN+ (WBC4-6TLB)		Mini-Circuits (Coilcraft)

Figure 1. Standard Downmixer Test Circuit Schematic (190MHz IF)



#### Introduction

The LTC5542 consists of a high linearity passive double-balanced mixer core, IF buffer amplifier, high speed single-pole double-throw (SPDT) LO switch, LO buffer amplifier and bias/shutdown circuits. See Block Diagram section for a description of each pin function. The RF and LO inputs are single-ended. The IF output is differential. Low-side or high-side LO injection can be used. The evaluation circuit, shown in Figure 1, utilizes bandpass IF output matching and an IF transformer to realize a  $50\Omega$  single-ended IF output. The evaluation board layout is shown in Figure 2.




Figure 2. Evaluation Board Layout

#### **RF** Input

The mixer's RF input, shown in Figure 3, is connected to the primary winding of an integrated transformer. A  $50\Omega$  match is realized when a series capacitor C1 and shunt capacitor C11, are connected to the RF input. C1 is also needed for DC blocking if the RF source has DC voltage present, since the primary side of the RF transformer is DC-grounded internally. The DC resistance of the primary is approximately  $3.6\Omega$ .

The secondary winding of the RF transformer is internally connected to the passive mixer. The center-tap of the transformer secondary is connected to pin 3 (CT) to allow the connection of bypass capacitor, C2. The value of C2

is LO frequency-dependent and is not required for most applications. When used, C2 should be located within 2mm of pin 3 for proper high-frequency decoupling. The nominal DC voltage on the CT pin is 1.2V.

For the RF input to be matched, the selected LO input must be driven. The measured RF input return loss is shown in Figure 4 for LO frequencies of 1.7GHz, 2.1GHz and 2.5GHz. These LO frequencies correspond to the lower, middle and upper values of the LO range. As shown in Figure 4, the RF input impedance is somewhat dependent on LO frequency.




Figure 3. RF Input Schematic




Figure 4. RF Input Return Loss

TECHNOLOGY TECHNOLOGY

The RF input impedance and input reflection coefficient, versus RF frequency, is listed in Table 1. The reference plane for this data is pin 2 of the IC, with no external matching, and the LO is driven at 2.1GHz.

Table 1. RF Input Impedance and S11 (at Pin 2, No External Matching, LO Input Driven at 2.1GHz)

FREQUENCY	INPUT	S-	11
(GHz)	IMPEDANCE	MAG	ANGLE
1.2	23.3 + j32.1	0.53	106.4
1.4	30.7 + j33.6	0.45	97.2
1.6	38.4 + j30.0	0.35	92.4
1.8	41.8 + j23.6	0.27	94.7
2.0	42.5 + j14.5	0.18	107.8
2.2	26.2 + j12.8	0.35	142.1
2.4	27.7 + j20.2	0.38	123.1
2.6	28.4 + j22.5	0.39	117.6
2.8	29.6 + j25.2	0.39	111.4
3.0	32.9 + j25.9	0.36	106.3
3.2	34.2 + j23.6	0.33	108.2




Figure 5. LO Input Schematic

#### **LO Inputs**

The mixer's LO input circuit, shown in Figure 5, consists of an integrated SPDT switch, a balun transformer, and a two-stage high-speed limiting differential amplifier to drive the mixer core. The LTC5542's LO amplifiers are optimized for the 1.7GHz to 2.5GHz LO frequency range. LO frequencies above or below this frequency range may be used with degraded performance.

The LO switch is designed for high isolation and fast (<50ns) switching. This allows the use of two active synthesizers in frequency-hopping applications. If only one synthesizer is used, then the unused LO input may be grounded. The LO switch is powered by  $V_{CC3}$  (Pin 14) and controlled by the LOSEL logic input (Pin 9). The LO1 and LO2 inputs are always  $50\Omega$ -matched when  $V_{CC}$  is applied to the chip, even when the chip is shutdown. The DC resistance of the selected LO input is approximately  $23\Omega$  and the unselected input is approximately  $50\Omega$ . A logic table for the LO switch is shown in Table 2. Measured LO input return loss is shown in Figure 6.

Table 2. LO Switch Logic Table

LOSEL	ACTIVE LO INPUT
Low	L01
High	L02

The LO amplifiers are powered by  $V_{CC1}$  and  $V_{CC2}$  (pin 8 and pin 6). When the chip is enabled (SHDN = low), the internal bias circuit provides a regulated 4mA current to the amplifier's bias input, which in turn causes the amplifiers to draw approximately 88mA of DC current. This 4mA reference current is also connected to LOBIAS (Pin 7) to allow modification of the amplifier's DC bias current for special applications. The recommended application circuits require no LO amplifier bias modification, so this pin should be left open-circuited.




Figure 6. LO Input Return loss



The nominal LO input level is 0dBm although the limiting amplifiers will deliver excellent performance over a ±6dB input power range. LO input power greater than 6dBm may cause conduction of the internal ESD diodes. Series capacitors C3 and C4 optimize the input match and provide DC blocking.

The LO1 input impedance and input reflection coefficient, versus frequency, is shown in Table 3. The LO2 port is identical due to the symmetric device layout and packaging.

Table 3. LO1 Input Impedance vs Frequency (at Pin 11, No External Matching, LOSEL = Low)

	_		
FREQUENCY	JENCY INPUT		S11
(GHz)	IMPEDANCE	MAG	ANGLE
1.0	53.3 – j15.4	0.15	-69.3
1.2	36.3 – j9.7	0.19	-138.2
1.4	29.9 – j1.6	0.25	-174.4
1.6	29.0 + j5.7	0.27	+160.3
1.8	30.5 + j10.5	0.27	+144.1
2.0	32.3 + j13.4	0.27	+133.4
2.2	33.6 + j15.7	0.27	+125.3
2.4	34.7 + j17.8	0.27	+118.7
2.6	35.7 + j19.7	0.28	+112.8
2.8	36.4 + j21.4	0.29	+108.6
3.0	36.7 + j22.9	0.30	+105.3

#### **IF Output**

The IF amplifier, shown in Figure 7, has differential open-collector outputs (IF+ and IF-), a DC ground return pin (IFGND), and a pin for modifying the internal bias (IFBIAS). The IF outputs must be biased at the supply voltage (V<sub>CCIF</sub>), which is applied through matching inductors L1 and L2. Alternatively, the IF outputs can be biased through the center tap of a transformer. Each IF output pin draws approximately 50mA of DC supply current (100mA total). IFGND (pin 16) must be grounded or the amplifier will not draw DC current. Grounding through inductor L3 may improve LO-IF and RF-IF leakage performance in some applications, but is otherwise not necessary. High DC resistance in L3 will reduce the IF amplifier supply current, which will degrade RF performance.

For optimum single-ended performance, the differential IF outputs must be combined through an external IF




Figure 7. IF Amplifier Schematic with Bandpass Match

transformer or discrete IF balun circuit. The evaluation board (see Figures 1 and 2) uses a 4:1 ratio IF transformer for impedance transformation and differential to single-ended transformation. It is also possible to eliminate the IF transformer and drive differential filters or amplifiers directly.

The IF output impedance can be modeled as  $300\Omega$  in parallel with 2.1pF at IF frequencies. An equivalent small-signal model (including bondwire inductance) is shown in Figure 8. Frequency-dependent differential IF output impedance is listed in Table 4. This data is referenced to the package pins (with no external components) and includes the effects of IC and package parasitics.




Figure 8. IF Output Small-Signal Model

LINEAR TECHNOLOGY

#### **Bandpass IF Matching**

The IF output can be matched for IF frequencies as low as 90MHz or as high as 500MHz using the bandpass IF matching shown in Figure 1 and Figure 7. L1 and L2 resonate with the internal IF output capacitance at the desired IF frequency. The value of L1, L2 is calculated as follows:

L1, L2 = 
$$1/[(2 \pi f_{IF})^2 \cdot 2 \cdot C_{IF}]$$

where  $C_{IF}$  is the internal IF capacitance (listed in Table 4).

Values of L1 and L2 are tabulated in Figure 1 for various IF frequencies. For IF frequencies below 90MHz, the values of L1, L2 become unreasonably high and the lowpass topology shown in Figure 9 is preferred. Measured IF output return loss for bandpass IF matching is plotted in Figure 10.

Table 4. IF Output Impedance vs Frequency

FREQUENCY (MHz)	DIFFERENTIAL OUTPUT IMPEDANCE $(R_{IF}    X_{IF} (C_{IF}))$
90	320    -j842 (2.1pF)
140	312    -j541 (2.1pF)
190	300    -j419 (2.0pF)
240	294    -j301 (2.2pF)
300	287    -j221 (2.4pF)
380	280    -j161 (2.6pF)
500	269    -j120 (2.65pF)

#### **Lowpass IF Matching**

An alternative IF matching network shown in Figure 9 uses a lowpass topology, which provides excellent RF to IF and LO to IF isolation.  $V_{CCIF}$  is supplied through the center tap of the 4:1 transformer. A 250 $\Omega$  to 200 $\Omega$  lowpass impedance transformation is realized by shunt elements R2 and C13 (in parallel with the internal R<sub>IF</sub> and C<sub>IF</sub>), and series inductors L1 and L2. Resistor R2 is selected to reduce the IF output resistance to 250 $\Omega$ , or it can be deleted for the highest conversion gain. The final impedance transformation to  $50\Omega$  is realized by transformer T1. The matching element values shown in Figure 9 are optimized for a wideband 30MHz to 150MHz IF match. The demo board (see Figure 2) has been laid out to accommodate this matching topology with very few modifications.




Figure 9. IF Output with Lowpass Matching




Figure 10. IF Output Return Loss - Bandpass Matching

#### **IF Amplifier Bias**

The IF amplifier delivers excellent performance with  $V_{CCIF} = 3.3V$ , which allows the  $V_{CC}$  and  $V_{CCIF}$  supplies to be common. With  $V_{CCIF}$  increased to 5V, the RF input P1dB increases by more than 3dB, at the expense of higher power consumption. Mixer performance at 2400MHz is shown in Table 5 with  $V_{CCIF} = 3.3V$  and 5V. For the highest conversion gain, high-Q wire-wound chip inductors are recommended for L1 and L2, especially when using  $V_{CCIF} = 3.3V$ . Low-cost multilayer chip inductors may be substituted, with a slight reduction in conversion gain.



Table 5. Performance Comparison with  $V_{CCIF} = 3.3V$  and 5V (RF = 2400MHz, Low-Side LO, IF = 190MHz)

V <sub>CCIF</sub>	I <sub>CCIF</sub> (mA)	G <sub>C</sub> (dB)	P1dB (dBm)	IIP3 (dBm)	NF (dB)
3.3V	100	8.0	11.3	26.8	9.9
5V	103	7.9	14.7	27.3	10.0

The IFBIAS pin (pin 20) is available for reducing the DC current consumption of the IF amplifier, at the expense of IIP3. This pin should be left open-circuited for optimum performance. The internal bias circuit produces a 4mA reference for the IF amplifier, which causes the amplifier to draw approximately 100mA. If resistor R1 is connected to pin 20 as shown in Figure 7, a portion of the reference current can be shunted to ground, resulting in reduced IF amplifier current. For example, R1 =  $1k\Omega$  will shunt away 1.5mA from pin 20 and the IF amplifier current will be reduced by 38% to approximately 62mA. The nominal, open-circuit DC voltage at pin 20 is 2.1V. Table 6 lists RF performance versus IF amplifier current.

Table 6. Mixer Performance with Reduced IF Amplifier Current (RF = 2400MHz, Low-Side LO, IF = 190MHz,  $V_{CC} = V_{CCIF} = 3.3V$ )

				, 00 00	.,
R1 (kΩ)	I <sub>CCIF</sub> (mA)	G <sub>C</sub> (dB)	IIP3 (dBm)	P1dB (dBm)	NF (dB)
OPEN	100	8.0	26.8	11.3	9.9
4.7	90	7.7	26.3	11.4	9.9
2.2	81	7.4	25.4	11.6	9.9
1	62	6.9	23.4	11.6	10.0

(RF = 1)	950MHz	High-Side LO	) IF	= 19NMHz	Vcc =	Vecie =	3 3V)
(n) = 1	JJUIVIIIZ.	IIIuli-oluc Lu	J. II	= 130111112.	A 1.1. =	· VI'I'IF =	0.011

R1 (kΩ)	I <sub>CCIF</sub> (mA)	G <sub>C</sub> (dB)	IIP3 (dBm)	P1dB (dBm)	NF (dB)
OPEN	100	8.5	25.2	11.0	9.4
4.7	90	8.3	24.9	11.1	9.3
2.2	81	8.0	24.3	11.3	9.3
1	62	7.6	22.8	11.3	9.4

#### **Shutdown Interface**

Figure 11 shows a simplified schematic of the SHDN pin interface. To disable the chip, the SHDN voltage must be higher than 3.0V. If the shutdown function is not required, the SHDN pin should be connected directly to GND. The voltage at the SHDN pin should never exceed the power supply voltage ( $V_{CC}$ ) by more than 0.3V. If this should occur, the supply current could be sourced through the ESD diode, potentially damaging the IC.

The SHDN pin must be pulled high or low. If left floating, then the on/off state of the IC will be indeterminate. If a three-state condition can exist at the SHDN pin, then a pull-up or pull-down resistor must be used.




Figure 11. Shutdown Input Circuit

#### **Supply Voltage Ramping**

Fast ramping of the supply voltage can cause a current glitch in the internal ESD protection circuits. Depending on the supply inductance, this could result in a supply voltage transient that exceeds the maximum rating. A supply voltage ramp time of greater than 1ms is recommended.

TECHNOLOGY TECHNOLOGY

PIN 1 NOTCH


R = 0.30 TYP

BOTTOM VIEW-EXPOSED PAD


#### PACKAGE DESCRIPTION

# $\begin{array}{c} \text{UH Package} \\ \text{20-Lead Plastic QFN (5mm} \times \text{5mm)} \end{array}$

(Reference LTC DWG # 05-08-1818 Rev Ø)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



#### NOTE:

- 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

