

FEATURES

- Two Independent Step-Up Converters
- Each Channel Delivers 3.3V at 100mA from a Single Alkaline/NiMH Cell or 3.3V at 200mA from Two Cells
- V_{IN} Start-Up Voltage: 680mV
- 1.5V to 5.25V V_{OUT} Range
- Up to 94% Efficiency
- Output Disconnect
- 1MHz Fixed Frequency Operation
- $V_{IN} > V_{OUT}$ Operation
- Integrated Soft-Start
- Current Mode Control with Internal Compensation
- Burst Mode[®] Operation with 9 μ A I_Q Each Channel
- Internal Synchronous Rectifier
- Logic Controlled Shutdown ($I_Q < 1\mu$ A)
- Anti-Ring Control
- Low Profile (3mm \times 3mm \times 0.75mm) 12-Lead DFN Package

APPLICATIONS

- Medical Instruments
- Noise Canceling Headphones
- Energy Harvesting
- Bluetooth Headsets

DESCRIPTION


The LTC[®]3535 is a dual channel, synchronous, fixed frequency step-up DC/DC converter with output disconnect. Extended battery life in single AA/AAA powered products is realized with a 680mV start-up voltage and operation down to 500mV once started.

A switching frequency of 1MHz minimizes solution footprint by allowing the use of tiny, low profile inductors and ceramic capacitors. The current mode PWM design is internally compensated, reducing external parts count. The LTC3535 features Burst Mode operation at light load conditions allowing it to maintain high efficiency over a wide range of load. Anti-ring circuitry reduces EMI by damping the inductor in discontinuous mode. Additional features include a low shutdown current of under 1 μ A and thermal shutdown.


The LTC3535 is housed in a 3mm \times 3mm \times 0.75mm DFN package.

LT, LTC, LTM, Linear Technology, Burst Mode and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION



Efficiency vs Load Current



3535 TA01b

3535fa


LTC3535

ABSOLUTE MAXIMUM RATINGS

(Note 1)

V_{IN1} , V_{IN2} Voltage.....	-0.3V to 6V
$SW1$, $SW2$ Voltage DC.....	-0.3V to 6V
Pulsed <100ns.....	-0.3V to 7V
$SHDN1$, $SHDN2$, $FB1$, $FB2$ Voltage.....	-0.3V to 6V
V_{OUT1} , V_{OUT2}	-0.3V to 6V
Operating Temperature Range (Notes 2, 5).....	-40°C to 85°C
Junction Temperature	125°C
Storage Temperature Range.....	-65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3535EDD#PBF	LTC3535EDD#TRPBF	LDVV	12-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>
For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreeel/>

ELECTRICAL CHARACTERISTICS

(For each channel) The ● denotes the specifications which apply over the specified operating temperature range of -40°C to 85°C, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{IN} = 1.2\text{V}$, $V_{OUT} = 3.3\text{V}$ unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Minimum Start-Up Input Voltage	$I_{LOAD} = 1\text{mA}$		0.68	0.8	V
Input Voltage Range	After Start-Up. (Minimum Voltage is Load Dependent)	● 0.5		5	V
Output Voltage Adjust Range		● 1.5		5.25	V
Feedback Pin Voltage		● 1.165	1.195	1.225	V
Feedback Pin Input Current	$V_{FB} = 1.30\text{V}$		1	50	nA
Quiescent Current—Shutdown	$V_{SHDN} = 0\text{V}$, Not Including Switch Leakage, $V_{OUT} = 0\text{V}$		0.01	1	μA
Quiescent Current—Active	Measured on V_{OUT} , Non-Switching		250	500	μA
Quiescent Current—Burst	Measured on V_{OUT} , $FB > 1.230\text{V}$		9	18	μA
N-Channel MOSFET Switch Leakage Current	$V_{SW} = 5\text{V}$		0.1	5	μA
P-Channel MOSFET Switch Leakage Current	$V_{SW} = 5\text{V}$, $V_{OUT} = 0\text{V}$		0.1	10	μA
N-Channel MOSFET Switch On Resistance	$V_{OUT} = 3.3\text{V}$		0.4		Ω
P-Channel MOSFET Switch On Resistance	$V_{OUT} = 3.3\text{V}$		0.6		Ω
N-Channel MOSFET Current Limit		● 550	750		mA
Current Limit Delay to Output	(Note 3)		60		ns
Maximum Duty Cycle	$V_{FB} = 1.15\text{V}$	● 87	90		%

3535fa

ELECTRICAL CHARACTERISTICS (For each channel) The ● denotes the specifications which apply over the specified operating temperature range of -40°C to 85°C , otherwise specifications are at $T_A = 25^{\circ}\text{C}$. $V_{\text{IN}} = 1.2\text{V}$, $V_{\text{OUT}} = 3.3\text{V}$ unless otherwise noted.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Minimum Duty Cycle	$V_{\text{FB}} = 1.3\text{V}$	●		0	%	
Switching Frequency		●	0.75	1	1.25	MHz
$\overline{\text{SHDN}}$ Pin Input High Voltage			0.8		V	
$\overline{\text{SHDN}}$ Pin Input Low Voltage				0.3	V	

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3535 is guaranteed to meet performance specifications from 0°C to 85°C . Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.


Note 3: Specification is guaranteed by design and not 100% tested in production.

Note 4: Current measurements are made when the output is not switching.


Note 5: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may result in device degradation or failure.

Note 6: Failure to solder the exposed backside of the package to the PC board ground plane will result in a thermal resistance much higher than $43^{\circ}\text{C}/\text{W}$.


TYPICAL PERFORMANCE CHARACTERISTICS (Each Channel) $T_A = 25^{\circ}\text{C}$, unless otherwise noted.



3535 G01




3535 G02




3535 G04

TYPICAL PERFORMANCE CHARACTERISTICS (Each Channel) $T_A = 25^\circ\text{C}$, unless otherwise noted.


Efficiency vs Load Current and V_{IN} for $V_{OUT} = 5V$




Maximum Output Current vs V_{IN}




Minimum Load Resistance During Start-Up vs V_{IN}




Start-Up Delay Time vs V_{IN}




Burst Mode Threshold Current vs V_{IN}




Burst Mode Threshold Current vs V_{IN}




Burst Mode Threshold Current vs V_{IN}












Burst Mode Threshold Current vs V_{IN}



Oscillator Frequency Change vs V_{OUT}




TYPICAL PERFORMANCE CHARACTERISTICS (Each Channel) $T_A = 25^\circ\text{C}$, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS (Each Channel) $T_A = 25^\circ\text{C}$, unless otherwise noted.


**Load Step Response
(from Burst Mode Operation)**




**Load Step Response
(Fixed Frequency)**



**Load Step Response
(Fixed Frequency)**



**Load Step Response
(from Burst Mode Operation)**



PIN FUNCTIONS

V_{OUT1} (Pin 1): Output Voltage Sense and Drain of the Internal Synchronous Rectifier for Channel 1. PCB trace length from V_{OUT1} to the output filter capacitor (4.7μF minimum) should be as short and wide as possible.

SW1 (Pin 2): Switch Pin for Channel 1. Connect inductor between SW1 and V_{IN1}. Keep PCB trace lengths as short and wide as possible to reduce EMI. If the inductor current falls to zero, or $\overline{\text{SHDN1}}$ is low, an internal anti-ringing switch is connected from SW1 to V_{IN1} to minimize EMI.

GND (Pins 3, 6, Exposed Pad Pin 13): Signal and Power Ground. Provide a short direct PCB path between GND and the (–) side of the input and output capacitors. The exposed pad must be soldered to the PCB ground plane. It serves as another ground connection and as a means of conducting heat away from the die.

V_{OUT2} (Pin 4): Output Voltage Sense and Drain of the Internal Synchronous Rectifier for Channel 2. PCB trace length from V_{OUT2} to the output filter capacitor (4.7μF minimum) should be as short and wide as possible.

SW2 (Pin 5): Switch Pin for Channel 2. Connect inductor between SW2 and V_{IN2}. Keep PCB trace lengths as short and wide as possible to reduce EMI. If the inductor current falls to zero, or $\overline{\text{SHDN2}}$ is low, an internal anti-ringing switch is connected from SW2 to V_{IN2} to minimize EMI.

V_{IN2} (Pin 7): Battery Input Voltage for Channel 2. Connect a minimum of 1μF ceramic decoupling capacitor from this pin to ground.

$\overline{\text{SHDN2}}$ (Pin 8): Logic Controlled Shutdown Input for Channel 2. There is an internal 4MΩ pull-down on this pin.

$\overline{\text{SHDN}}$ = High: Normal operation.

$\overline{\text{SHDN}}$ = Low: Shutdown, quiescent current < 1μA.

FB2 (Pin 9): Feedback Input to the g_m Error Amplifier of Channel 2. Connect resistor divider tap to this pin. The output voltage can be adjusted from 1.5V to 5.25V by:
 $V_{\text{OUT}} = 1.195\text{V} \times [1 + (R4/R3)]$

V_{IN1} (Pin 10): Battery Input Voltage for Channel 1. Connect a minimum of 1μF ceramic decoupling capacitor from this pin to ground.


$\overline{\text{SHDN1}}$ (Pin 11): Logic Controlled Shutdown Input for Channel 1. There is an internal 4MΩ pull-down on this pin.

$\overline{\text{SHDN}}$ = High: Normal operation.

$\overline{\text{SHDN}}$ = Low: Shutdown, quiescent current < 1μA.

FB1 (Pin 12): Feedback Input to the g_m Error Amplifier of Channel 1. Connect resistor divider tap to this pin. The output voltage can be adjusted from 1.5V to 5.25V by:
 $V_{\text{OUT}} = 1.195\text{V} \times [1 + (R2/R1)]$.

BLOCK DIAGRAM



3535 BD

OPERATION (Refer to Block Diagram)

The LTC3535 is a dual channel 1MHz synchronous boost converter housed in a 12-lead 3mm × 3mm DFN package. Each channel is identical and fully independent. They can operate from the same source, or from different voltage sources.

In addition, their output voltages can be tied together to allow operation of a single output from two different input sources. However, note that the two channels are not designed to current share, so if both input voltages are present either one may be supplying the load.

The following description of operation applies to each channel. Note that references to V_{IN} or V_{OUT} apply to the corresponding channel.

With a guaranteed ability to start up and operate from inputs less than 0.8V, each channel features fixed frequency, current mode PWM control for exceptional line and load regulation. The current mode architecture with adaptive slope compensation provides excellent transient load response, requiring minimal output filtering. Internal soft-start and internal loop compensation simplifies the design process while minimizing the number of external components.

With its low $R_{DS(ON)}$ and low gate charge internal N-channel MOSFET switch and P-channel MOSFET synchronous rectifier, the LTC3535 achieves high efficiency over a wide range of load currents. Burst Mode operation maintains high efficiency at very light loads, reducing the quiescent current to just 9 μ A per channel. Operation can be best understood by referring to the Block Diagram.

LOW VOLTAGE START-UP

The LTC3535 includes an independent start-up oscillator designed to start up at an input voltage of 0.68V (typical). Soft-start and inrush current limiting are provided during start-up, as well as normal mode.

When either V_{IN} or V_{OUT} for a given channel exceeds 1.3V typical, the channel enters normal operating mode. When

the output voltage exceeds the input by 0.24V, the channel powers itself from V_{OUT} instead of V_{IN} . At this point the internal circuitry has no dependency on the V_{IN} input voltage, eliminating the requirement for a large input capacitor. The input voltage can drop as low as 0.5V. The limiting factor for the application becomes the availability of the power source to supply sufficient energy to the output at low voltages, and maximum duty cycle, which is clamped at 90% typical. Note that at low input voltages, small voltage drops due to series resistance become critical, and greatly limit the power delivery capability of the converter.

LOW NOISE FIXED FREQUENCY OPERATION

Soft-Start

The LTC3535 contains internal circuitry to provide soft-start operation. The soft-start circuitry slowly ramps the peak inductor current from zero to its peak value of 750mA (typical) in approximately 0.5ms, allowing start-up into heavy loads. The soft-start circuitry is reset in the event of a shutdown command or a thermal shutdown.

Oscillator

An internal oscillator (independent for each channel) sets the switching frequency to 1MHz.

Shutdown

Shutdown is accomplished by pulling the \overline{SHDN} pin below 0.3V and enabled by pulling the \overline{SHDN} pin above 0.8V. Although \overline{SHDN} can be driven above V_{IN} or V_{OUT} (up to the absolute maximum rating) without damage, the LTC3535 has a proprietary test mode that may be engaged if \overline{SHDN} is held in the range of 0.5V to 1V higher than the greater of V_{IN} or V_{OUT} . If the test mode is engaged, normal PWM switching action is interrupted, which can cause undesirable operation in some applications. Therefore, in applications where \overline{SHDN} may be driven above V_{IN} , a resistor divider or other means must be employed to keep the \overline{SHDN} voltage below $(V_{IN} + 0.4V)$ to prevent the possibility of

OPERATION (Refer to Block Diagram)

the test mode being engaged. Refer to Figure 1 for two possible implementations.




Figure 1. Recommended Shutdown Circuits When Driving SHDN Above V_{IN}

Error Amplifier

The positive input of the transconductance error amplifier is internally connected to the 1.195V reference and the negative input is connected to FB. Clamps limit the minimum and maximum error amp output voltage for improved large-signal transient response. Power converter control loop compensation is provided internally. An external resistive voltage divider from V_{OUT} to ground programs the output voltage via FB from 1.5V to 5.25V.

$$V_{OUT} = 1.195V \cdot \left(1 + \frac{R2}{R1}\right)$$

Current Sensing

Lossless current sensing converts the peak current signal of the N-channel MOSFET switch into a voltage that is summed with the internal slope compensation. The summed signal is compared to the error amplifier output to provide a peak current control command for the PWM.

Current Limit

The current limit comparator shuts off the N-channel MOSFET switch once its threshold is reached. The current limit comparator delay to output is typically 60ns. Peak switch current is limited to approximately 750mA,

independent of input or output voltage, unless V_{OUT} falls below 0.7V, in which case the current limit is cut in half.

Zero Current Comparator

The zero current comparator monitors the inductor current to the output and shuts off the synchronous rectifier when this current reduces to approximately 30mA. This prevents the inductor current from reversing in polarity, improving efficiency at light loads.

Synchronous Rectifier

To control inrush current and to prevent the inductor current from running away when V_{OUT} is close to V_{IN} , the P-channel MOSFET synchronous rectifier is only enabled when $V_{OUT} > (V_{IN} + 0.24V)$.

Anti-Ringing Control

The anti-ring circuit connects a resistor across the inductor to prevent high frequency ringing on the SW pin during discontinuous current mode operation. Although the ringing of the resonant circuit formed by L and C_{SW} (capacitance on SW pin) is low energy, it can cause EMI radiation.

Output Disconnect

The LTC3535 is designed to allow true output disconnect by eliminating body diode conduction of the internal P-channel MOSFET rectifier. This allows for V_{OUT} to go to zero volts during shutdown, drawing no current from the input source. It also allows for inrush current limiting at turn-on, minimizing surge currents seen by the input supply. Note that to obtain the advantages of output disconnect, there must not be an external Schottky diode connected between SW and V_{OUT} . The output disconnect feature also allows V_{OUT} to be pulled high, without any reverse current into a battery connected to V_{IN} .

Thermal Shutdown

If the die temperature exceeds 160°C, the LTC3535 will go into thermal shutdown. All switches will be off and the soft-start capacitor will be discharged. The device will be enabled again when the die temperature drops by about 15°C.

OPERATION (Refer to Block Diagram)

Burst Mode OPERATION

Each channel of the LTC3535 will enter Burst Mode operation at light load current and return to fixed frequency PWM mode when the load increases. Refer to the Typical Performance Characteristics to see the output load Burst Mode threshold current vs V_{IN} . The load current at which Burst Mode operation is entered can be changed by adjusting the inductor value. Raising the inductor value will lower the load current at which Burst Mode operation is entered.

In Burst Mode operation, the LTC3535 still switches at a fixed frequency of 1MHz, using the same error amplifier and loop compensation for peak current mode control. This control method eliminates any output transient when switching between modes. In Burst Mode operation, energy is delivered to the output until it reaches the nominal regulation value, then the LTC3535 transitions to sleep mode where the outputs are off and the LTC3535 consumes only 9 μ A of quiescent current from V_{OUT} for

each channel. When the output voltage droops slightly, switching resumes. This maximizes efficiency at very light loads by minimizing switching and quiescent losses. Burst Mode output voltage ripple, which is typically 1% peak-to-peak, can be reduced by using more output capacitance (10 μ F or greater), or with a small capacitor (10pF to 50pF) connected between V_{OUT} and FB.

As the load current increases, the LTC3535 will automatically leave Burst Mode operation. Note that larger output capacitor values may cause this transition to occur at lighter loads. Once the LTC3535 has left Burst Mode operation and returned to normal operation, it will remain there until the output load is reduced below the burst threshold current.

Burst Mode operation is inhibited during start-up and soft-start and until V_{OUT} is at least 0.24V greater than V_{IN} .

Note that each channel can enter or leave Burst Mode operation independent of the other channel.

APPLICATIONS INFORMATION

$V_{IN} > V_{OUT}$ OPERATION

The LTC3535 will maintain voltage regulation even when the input voltage is above the desired output voltage. Note that the efficiency is much lower in this mode, and the maximum output current capability will be less. Refer to the Typical Performance Characteristics.

SHORT-CIRCUIT PROTECTION

The LTC3535 output disconnect feature allows output short circuit while maintaining a maximum internally set current limit. To reduce power dissipation under short-circuit conditions, the peak switch current limit is reduced to 400mA (typical per channel).

SCHOTTKY DIODE

Although not recommended, adding a Schottky diode from SW to V_{OUT} will improve efficiency by about 2%. Note that this defeats the output disconnect and short-circuit protection features.

PCB LAYOUT GUIDELINES

The high speed operation of the LTC3535 demands careful attention to board layout. A careless layout will result in reduced performance. Figure 2 shows the recommended component placement. A large ground pin copper area will help to lower the die temperature. A multilayer board with a separate ground plane is ideal, but not absolutely necessary.




Figure 2. Recommended Component Placement

3535fa

APPLICATIONS INFORMATION

COMPONENT SELECTION

Inductor Selection

The LTC3535 can utilize small surface mount chip inductors due to their fast 1MHz switching frequency. Inductor values between 3.3μH and 6.8μH are suitable for most applications. Larger values of inductance will allow slightly greater output current capability (and lower the Burst Mode threshold) by reducing the inductor ripple current. Increasing the inductance above 10μH will increase component size while providing little improvement in output current capability.

The minimum inductance value is given by:

$$L > \frac{V_{IN(MIN)} \cdot (V_{OUT(MAX)} - V_{IN(MIN)})}{\text{Ripple} \cdot V_{OUT(MAX)}}$$

where:

Ripple = Allowable inductor current ripple (amps peak-peak)

$V_{IN(MIN)}$ = Minimum input voltage

$V_{OUT(MAX)}$ = Maximum output voltage

The inductor current ripple is typically set for 20% to 40% of the maximum inductor current. High frequency ferrite core inductor materials reduce frequency dependent power losses compared to cheaper powdered iron types, improving efficiency. The inductor should have low ESR (series resistance of the windings) to reduce the I^2R power losses, and must be able to support the peak inductor current without saturating. Molded chokes and some chip inductors usually do not have enough core area to support the peak inductor current of 750mA seen on the LTC3535. To minimize radiated noise, use a shielded inductor. See Table 1 for suggested components and suppliers.

Table 1. Recommended Inductors

VENDOR	PART/STYLE
Coilcraft (847) 639-6400 www.coilcraft.com	LPO4815 LPS4012, LPS4018 MSS5131 MSS4020 MOS6020 ME3220 DS1605, DO1608
Coiltronics www.cooperet.com	SD10, SD12, SD14, SD18, SD20, SD52, SD3114, SD3118
FDK (408) 432-8331 www.fdk.com	MIP3226D4R7M, MIP3226D3R3M MIPF2520D4R7 MIPWT3226D3R0
Murata (714) 852-2001 www.murata.com	LQH43C LQH32C (-53 series) 301015
Sumida (847) 956-0666 www.sumida.com	CDRH5D18 CDRH2D14 CDRH3D16 CDRH3D11 CR43 CMD4D06-4R7MC CMD4D06-3R3MC
Taiyo-Yuden www.t-yuden.com	NP03SB NR3015T NR3012T
TDK (847) 803-6100 www.component.tdk.com	VLP VLF, VLCF
Toko (408) 432-8282 www.tokoam.com	D412C D518LC D52LC D62LCB
Würth (201) 785-8800 www.we-online.com	WE-TPC type S, M

Output and Input Capacitor Selection

Low ESR (equivalent series resistance) capacitors should be used to minimize the output voltage ripple. Multilayer ceramic capacitors are an excellent choice as they have extremely low ESR and are available in small footprints. A

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	9/10	Updated Applications section	1
		Updated Pin Configuration	2
		Updated Note 6	3
		Updated Pins 3, 6 and 13 text	7
		Updated Shutdown section	9, 10
		Corrected C _{HOLD} capacitor value in Typical Application	13
		Added new Typical Application and Updated Related Parts table	16