

#### **FEATURES**

- Wide V<sub>IN</sub> Range: 4.5V to 38V
   V<sub>OUT</sub> Range: 0.6V to 5.5V
- Output Accuracy: ±0.25% at 25°C and ±0.67% over Temperature
- Differential Output Sensing Allowing Up to 500mV Line Loss
- Fast Load Transient Response
- $t_{ON(MIN)} = 20$ ns,  $t_{OFF(MIN)} = 90$ ns
- Controlled On-Time Valley Current Mode Architecture
- Frequency Programmable from 200kHz to 2MHz and Synchronizable to External Clock
- R<sub>SENSE</sub> or Inductor DCR Current Sensing
- Overvoltage Protection and Current Limit Foldback
- Power Good Output Voltage Monitor
- Output Tracking or Adjustable Soft-Start
- External V<sub>CC</sub> Input for Bypassing Internal LDO
- 20-Pin QFN (3mm × 4mm) and TSSOP Packages

# **APPLICATIONS**

- Distributed Power Systems
- Point-of-Load Converters
- Computing Systems
- Datacomm Systems

# Fast Accurate Step-Down DC/DC Controller with Differential Output Sensing DESCRIPTION

The LTC®3833 is a synchronous step-down DC/DC switching regulator controller targeted for high power applications. It drives all N-channel power MOSFETs. The controlled on-time valley current mode architecture allows for both fast transient response and constant frequency switching in steady-state operation, independent of  $V_{IN}$ ,  $V_{OLIT}$  and load current.


Differential output voltage sensing along with a precision internal reference combine to offer  $\pm 0.67\%$  output regulation and the ability to correct for up to  $\pm 500$ mV variations in the output terminals due to line losses. The operating frequency can be programmed from 200kHz to 2MHz with an external resistor and can be synchronized to an external clock for noise and EMI sensitive applications.


Very low  $t_{ON}$  and  $t_{OFF}$  times allow for near 0% and near 100% duty cycles, respectively. Programmable soft-start or output voltage tracking is available. Safety features include output overvoltage protection, programmable current limit with foldback, and a power good output signal.

∠7, LT, LTC, LTM, OPTI-LOOP, PolyPhase, µModule, Linear Technology and the Linear logo are registered trademarks and Hot Swap, No R<sub>SENSE</sub> and UltraFast are trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 5481178, 5487554, 6580258, 6304066, 6476589, 6774611

# TYPICAL APPLICATION

1.5V, 20A, 300kHz High Current Step-Down Converter








# **ABSOLUTE MAXIMUM RATINGS (Note 1)**

V <sub>IN</sub> Voltage	
BOOST Voltage	–0.3V to 46V
SW Voltage	5V to 40V
INTV <sub>CC</sub> , EXTV <sub>CC</sub> , (BOOST-SW), PGOO	D, RUN,
MODE/PLLIN, V <sub>RNG</sub> Voltages	–0.3V to 6V
V <sub>OUT</sub> , SENSE <sup>+</sup> , SENSE <sup>-</sup> Voltages	–0.6V to 6V
V <sub>OSNS</sub> <sup>+</sup> , V <sub>OSNS</sub> <sup>-</sup> Voltages –0.6V to	o (INTV <sub>CC</sub> + $0.3V$ )
RT, ITH Voltages0.3V to	o (INTV <sub>CC</sub> + $0.3V$ )
TRACK/SS Voltages	–0.3V to 5V

<b>Operating Junction Temperature Range</b>	
(Notes 2, 3, 4)	40°C to 125°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec)	
FE Package	300°C

# PIN CONFIGURATION



# ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3833EUDC#PBF	LTC3833EUDC#TRPBF	LFGT	20-Lead (3mm × 4mm) Plastic QFN	-40°C to 125°C
LTC3833IUDC#PBF	LTC3833IUDC#TRPBF	LFGT	20-Lead (3mm × 4mm) Plastic QFN	-40°C to 125°C
LTC3833EFE#PBF	LTC3833EFE#TRPBF	LTC3833FE	20-Lead Plastic TSSOP	-40°C to 125°C
LTC3833IFE#PBF	LTC3833IFE#TRPBF	LTC3833FE	20-Lead Plastic TSSOP	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25\,^{\circ}\text{C}$ . $V_{IN} = 15\text{V}$ , $V_{FB} = V_{OSNS}^{+} - V_{OSNS}^{-}$ , unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
General	1	1					
V <sub>IN</sub>	Input Voltage Operating Range			4.5		38	V
V <sub>OUT</sub>	Output Voltage Operating Range			0.6		5.5	V
IQ	Input DC Supply Current Normal Shutdown Supply Current	MODE/PLLIN = INTV <sub>CC</sub> RUN = 0V			2 15	4 25	mA μA
t <sub>ON(MIN)</sub>	Minimum On-Time	V <sub>IN</sub> = 38V, V <sub>OUT</sub> = 0.6V			20		ns
t <sub>OFF(MIN)</sub>	Minimum Off-Time				90		ns
Output Sensi	ng						
V <sub>REG</sub>	Regulated Differential Feedback Voltage (V <sub>OSNS</sub> <sup>+</sup> – V <sub>OSNS</sub> <sup>-</sup> )	ITH = 1.2V (Note 5)  T <sub>A</sub> = 25°C  T <sub>A</sub> = 0°C to 85°C  T <sub>A</sub> = -40°C to 125°C	•	0.5985 0.596 0.594	0.6 0.6 0.6	0.6015 0.604 0.606	V V V
	Regulated Differential Feedback Voltage Over Line, Load and Common Mode (V <sub>OSNS</sub> <sup>+</sup> – V <sub>OSNS</sub> <sup>-</sup> )	$V_{IN} = 4.5V \text{ to } 38V, ITH = 0.5V \text{ to } 1.9V, \\ V_{OSNS}^- = \pm 500 \text{mV (Note 5)} \\ T_A = 0^{\circ}\text{C to } 85^{\circ}\text{C} \\ T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	•	0.594 0.591	0.6 0.6	0.606 0.609	V
gm(EA)	Error Amplifier Transconductance	ITH = 1.2V (Note 5)	•	1.4	1.7	2	mS
I <sub>VOSNS</sub> +	V <sub>OSNS</sub> <sup>+</sup> Input Bias Current	V <sub>FB</sub> = 0.6V			±5	±25	nA
I <sub>VOSNS</sub> -	V <sub>OSNS</sub> <sup>-</sup> Input Bias Current	V <sub>FB</sub> = 0.6V			-35	-50	μΑ
<b>Current Sens</b>	ing						
V <sub>SENSE(MAX)</sub>	Valley Current Sense Threshold, V <sub>SENSE</sub> <sup>+</sup> – V <sub>SENSE</sub> <sup>-</sup> , Peak Current = Valley + Ripple	$V_{RNG} = 2V, V_{FB} = 0.57V$ $V_{RNG} = 0V, V_{FB} = 0.57V$ $V_{RNG} = INTV_{CC}, V_{FB} = 0.57V$	•	80 22 39	100 30 50	120 38 61	mV mV mV
V <sub>SENSE(MIN)</sub>	Minimum Current Sense Threshold, V <sub>SENSE</sub> <sup>+</sup> – V <sub>SENSE</sub> <sup>-</sup> , Forced Continuous Mode	$V_{RNG} = 2V, V_{FB} = 0.63V$ $V_{RNG} = 0V, V_{FB} = 0.63V$ $V_{RNG} = INTV_{CC}, V_{FB} = 0.63V$			-50 -15 -25		mV mV mV
V <sub>SENSE(CM)</sub>	SENSE <sup>+</sup> , SENSE <sup>-</sup> Voltage Range (Common Mode)	Referenced to Signal Ground (SGND)	•	-0.5		5.5	V
I <sub>SENSE</sub>	SENSE <sup>+</sup> , SENSE <sup>-</sup> Input Bias Current	V <sub>SENSE(CM)</sub> = 0.6V V <sub>SENSE(CM)</sub> = 5V			±5 1	±50 4	nA μA
Start-Up and	Shutdown						
V <sub>RUN(TH)</sub>	RUN Pin On Threshold	V <sub>RUN</sub> Rising	•	1.1	1.2	1.3	V
V <sub>RUN(HYS)</sub>	RUN Pin Hysteresis				70		mV
I <sub>SS</sub>	Soft-Start Charging Current	V <sub>TRACK/SS</sub> = 0V			1.0		μΑ
UVL0 <sub>LOCK</sub>	INTV <sub>CC</sub> Undervoltage Lockout	INTV <sub>CC</sub> Falling	•	3.4	3.65	4.0	V
UVLO <sub>RELEASE</sub>	1	INTV <sub>CC</sub> Rising	•		4.2	4.5	V
Switching Fro	equency and Clock Synchronization						
f	Free Running Switching Frequency	$R_T = 205k$ $R_T = 80.6k$ $R_T = 18.2k$		175 450 1800	200 500 2000	225 550 2200	kHz kHz kHz
V <sub>CLK(IH)</sub>	Clock Input High Level into MODE/PLLIN			2			V
V <sub>CLK(IL)</sub>	Clock Input Low Level into MODE/PLLIN					0.5	V



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. $V_{IN} = 15$ V, $V_{FB} = V_{OSNS}^{+} - V_{OSNS}^{-}$ , unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Gate Drivers							
R <sub>TG(HI)</sub>	TG Driver Pull-Up On-Resistance	TG High			2.5		Ω
R <sub>TG(L0)</sub>	TG Driver Pull-Down On-Resistance	TG Low			1.2		Ω
R <sub>BG(HI)</sub>	BG Driver Pull-Up On-Resistance	BG High			2.5		Ω
R <sub>BG(L0)</sub>	BG Driver Pull-Down On-Resistance	BG Low			0.8		Ω
t <sub>DLY(OFF)</sub>	Top Gate Off to Bottom Gate On Delay Time	(Note 6)			20		ns
t <sub>DLY(ON)</sub>	Bottom Gate Off to Top Gate On Delay Time	(Note 6)			15		ns
Internal V <sub>CC</sub> F	legulator and External V <sub>CC</sub>						
INTV <sub>CC</sub>	Internal V <sub>CC</sub> Voltage	6V < V <sub>IN</sub> < 38V		5.1	5.3	5.55	V
INTV <sub>CC</sub> (%)	Internal V <sub>CC</sub> Load Regulation	I <sub>CC</sub> = 0mA to 50mA			-1	-2	%
EXTV <sub>CC(TH)</sub>	EXTV <sub>CC</sub> Switchover Voltage	EXTV <sub>CC</sub> Rising		4.4	4.6	4.75	V
EXTV <sub>CC(HYS)</sub>	EXTV <sub>CC</sub> Switchover Hysteresis				200		mV
ΔEXTV <sub>CC</sub>	EXTV <sub>CC</sub> Voltage Drop	V <sub>EXTVCC</sub> = 5V, I <sub>CC</sub> = 50mA			200		mV
PGOOD Outpu	t		·				
PGD <sub>OV</sub>	PGOOD Upper Threshold	V <sub>FB</sub> Rising (with Respect to Regulated Feedback Voltage V <sub>REG</sub> )		5	7.5	10	%
PGD <sub>UV</sub>	PGOOD Lower Threshold	V <sub>FB</sub> Falling (with Respect to Regulated Feedback Voltage V <sub>REG</sub> )		-10	-7.5	-5	%
PGD <sub>HYS</sub>	PGOOD Hysteresis	V <sub>FB</sub> Returning			2		%
V <sub>PGD(LO)</sub>	PGOOD Low Voltage	I <sub>PGOOD</sub> = 5mA			0.15	0.4	V
t <sub>PGD(FALL)</sub>	Delay from OV/UV Fault to PGOOD Falling				20		μs
t <sub>PGD(RISE)</sub>	Delay from OV/UV Recovery to PGOOD Rising				10		μs

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The junction temperature  $(T_J \text{ in } {}^{\circ}\text{C})$  is calculated from the ambient temperature  $(T_A \text{ in } {}^{\circ}\text{C})$  and power dissipation  $(P_D \text{ in Watts})$  as follows:

$$T_J = T_A + (P_D \bullet \theta_{JA})$$

where  $\theta_{JA}$  (in °C/W) is the package thermal impedance provided in the Pin Configuration section for the corresponding package.

**Note 3:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. The maximum rated junction temperature will be exceeded when this protection is active. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.


**Note 4:** The LTC3833 is tested under pulsed loading conditions such that  $T_J \approx T_A$ . The LTC3833E is guaranteed to meet specifications from 0°C to 85°C junction temperature; specifications over the –40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3833I is guaranteed to meet specifications over the full –40°C to 125°C operating junction temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.


**Note 5:** The LTC3833 is tested in a feedback loop that adjusts  $V_{FB} = V_{OSNS}^+ - V_{OSNS}^-$  to achieve a specified error amplifier output voltage (on ITH pin). The specification at 85°C is not tested in production. This specification is assured by design, characterization and correlation to production testing at 125°C.


Note 6: Delay times are measured using 50% levels.

LINEAD TECHNOLOGY


# TYPICAL PERFORMANCE CHARACTERISTICS TA = 25°C unless otherwise noted



















Load Release: Pulse-Skipping Mode




V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 1.5V FIGURE 10 CIRCUIT

**Soft Start-Up into** a Pre-Biased Output





V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 1.5V FIGURE 10 CIRCUIT














# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C unless otherwise noted



2

n

4

I<sub>LOAD</sub> (A)

6

8

10

3833 G17

-50 -25 0 25 50 75

LINEAR TECHNOLOGY

TEMPERATURE (°C)

125 150

3833 G18 3833f


20 25


V<sub>IN</sub> (V)


35 40


3833 G16


# TYPICAL PERFORMANCE CHARACTERISTICS TA = 25°C unless otherwise noted























## PIN FUNCTIONS (FE/UDC)

**PGOOD (Pin 1/Pin 17):** Power Good Indicator Output. This open-drain logic output is pulled to ground when the output voltage is outside of a  $\pm 7.5\%$  window around the regulation point.

**SENSE**<sup>+</sup> (**Pin 2/Pin 18**): Differential Current Sensing (+) Input. For R<sub>SENSE</sub> current sensing, Kelvin (4-wire) connect SENSE<sup>+</sup> and SENSE<sup>-</sup> pins across the sense resistor. For DCR sensing, Kelvin connect SENSE<sup>+</sup> and SENSE<sup>-</sup> pins across the sense filter capacitor.

**SENSE**<sup>-</sup> (**Pin 3/Pin 19**): Differential Current Sensing (–) Input. For R<sub>SENSE</sub> current sensing, Kelvin (4-wire) connect SENSE<sup>+</sup> and SENSE<sup>-</sup> pins across the sense resistor. For DCR sensing, Kelvin connect SENSE<sup>+</sup> and SENSE<sup>-</sup> pins across the sense filter capacitor.

**V<sub>OUT</sub>** (**Pin 4/Pin 20**): Output voltage sense for adjusting the TG on-time for constant frequency operation. Tying this pin to the local output (instead of remote output) is recommended for most applications. This pin can be programmed as needed for achieving the steady-state on-time required for constant frequency operation.

 $V_{OSNS}^-$  (Pin 5/Pin 1): Differential Output Sensing (–) Input. Connect this pin to the negative terminal of the output capacitor. There is a bias current of 35µA (typical) flowing out of this pin.

**V**<sub>OSNS</sub><sup>+</sup> (**Pin 6/Pin 2**): Differential Output Sensing (+) Input. Connect this pin to the feedback resistor divider between the positive and negative output capacitor terminals. In nominal operation the LTC3833 will regulate the differential output voltage which is divided down to 0.6V by the feedback resistor divider.

**TRACK/SS (Pin 7/Pin 3):** External Tracking and Soft-Start Input. The LTC3833 regulates the differential feedback voltage ( $V_{OSNS}^+ - V_{OSNS}^-$ ) to the smaller of 0.6V or the voltage on the TRACK/SS pin. An internal 1.0µA pull-up current source is connected to this pin. A capacitor to ground at this pin sets the ramp time to the final regulated output voltage. Alternatively, another voltage supply connected through a resistor divider to this pin allows the output to track the other supply during start-up.

**ITH (Pin 8/Pin 4):** Current Control Voltage and Switching Regulator Compensation Point. The current sense threshold increases with this control voltage which ranges from 0V to 2.4V.

**V<sub>RNG</sub>** (**Pin 9/Pin 5**): Current Sense Voltage Range Input. The maximum allowed sense voltage between SENSE<sup>+</sup> and SENSE<sup>-</sup> is equal to  $0.05 \cdot V_{RNG}$ . If  $V_{RNG}$  is tied to SGND, the device operates with a maximum sense voltage of 30mV. If  $V_{RNG}$  is tied to INTV<sub>CC</sub>, the device operates with a maximum sense voltage of 50mV.

**RT (Pin 10/Pin 6):** Switching Frequency Programming Pin. Connect an external resistor from RT to signal ground to program the switching frequency between 200kHz and 2MHz. An external clock applied to MODE/PLLIN must be within ±30% of this free-running frequency to ensure frequency lock.

**RUN (Pin 11/Pin 7):** Digital Run Control Input. RUN self biases high with an internal  $1.3\mu\text{A}$  pull-up. Forcing RUN below 1.2V turns off TG and BG. Taking RUN below 0.75V shuts down all bias and places the LTC3833 into micropower shutdown mode of approximately  $15\mu\text{A}$ .

**EXTV**<sub>CC</sub> (Pin 12/Pin 8): External  $V_{CC}$  Input. When EXTV<sub>CC</sub> exceeds 4.6V, an internal switch connects this pin to INTV<sub>CC</sub> and shuts down the internal regulator so that the controller and gate drive power is drawn from EXTV<sub>CC</sub>. EXTV<sub>CC</sub> should not exceed  $V_{IN}$ .

**MODE/PLLIN (Pin 13/Pin 9):** External Clock Synchronization Input and/or Forced Continuous Mode Input. When an external clock is applied to this pin, the rising TG signal will be synchronized with the rising edge of the external clock. Additionally, this pin determines operation under light load conditions. When either a clock input is detected or MODE/PLLIN is tied to INTV<sub>CC</sub>, forced continuous mode operation is selected. Tying this pin to SGND allows discontinuous pulse-skipping mode operation at light loads.

LINEAR

#### PIN FUNCTIONS

**V<sub>IN</sub> (Pin 14/Pin 10):** Main Supply Input. The supply voltage can range from 4.5V to 38V. For increased noise immunity decouple this pin to signal ground with an RC filter. The voltage on this pin is also used to adjust the TG on-time in order to maintain constant frequency operation.

**INTV**<sub>CC</sub> (**Pin 15/Pin 11**): Internal 5.3V Regulator Output. The driver and control circuits are powered from this voltage. Decouple this pin to power ground with a minimum of  $4.7\mu F$  ceramic capacitor ( $C_{VCC}$ ). The anode of the Schottky diode,  $D_B$ , connects to this pin.

**PGND** (Pin 16/Pin 12): Power Ground Connection. Connect this pin as close as practical to the source of the bottom N-channel power MOSFET, the (-) terminal of  $C_{VCC}$  and the (-) terminal of  $C_{IN}$ .

**BG** (Pin 17/Pin 13): Bottom Gate Drive Output. This pin drives the gate of the bottom N-channel power MOSFET between INTV $_{\rm CC}$  and power ground.

**SW** (Pin 18/Pin 14): Switch Node Connection. The (-) terminal of the bootstrap capacitor,  $C_B$ , connects to this node. This pin swings from a diode voltage below ground up to  $V_{IN}$ .


**TG (Pin 19/Pin 15):** Top Gate Drive Output. This pin drives the gate of the top N-Channel power MOSFET between  $V_{SW}$  and  $V_{BOOST}$ .

**BOOST (Pin 20/Pin 16):** Boosted Driver Supply Connection. The (+) terminal of the bootstrap capacitor,  $C_B$ , as well as the cathode of the Schottky diode,  $D_B$ , connects to this node. This node swings from  $INTV_{CC} - V_{SCHOTTKY}$  to  $V_{IN} + INTV_{CC} - V_{SCHOTTKY}$ .

**SGND** (Exposed Pad Pin 21/Exposed Pad Pin 21): Signal Ground Connection. The SGND exposed pad must be soldered to the circuit board for electrical contact and rated thermal performance. All small-signal components should be connected to the signal ground. Connect signal ground to power ground only at one point using a single PCB trace.



## **FUNCTIONAL DIAGRAM**



# **OPERATION** (Refer to Functional Diagram)

#### **Main Control Loop**

The LTC3833 uses valley current mode control to regulate the output voltage in an all N-channel MOSFET DC/DC stepdown converter. Current control is achieved by sensing the inductor current across SENSE<sup>+</sup> and SENSE<sup>-</sup>, either by using an explicit resistor connected in series with the inductor or by implicitly sensing the inductor's resistive (DCR) voltage drop through an RC filter connected across the inductor.

In normal steady-state operation, the top MOSFET is turned on for a fixed time interval proportional to the delay in the

one-shot timer. The PLL system adjusts the delay in the one-shot timer until the top MOSFET turn-on is synchronized either to the internal oscillator or the external clock input if provided. As the top MOSFET turns off, the bottom MOSFET turns on with a small time delay (dead time) to avoid shoot-through current. The next switching cycle is initiated when the current comparator,  $I_{CMP}$ , senses that inductor current has reached the valley threshold point and turns the bottom MOSFET off immediately and the top MOSFET on. Again in order to avoid shoot-through current there is a small dead-time delay before the top MOSFET turns on.

LINEAR TECHNOLOGY

# **OPERATION** (Refer to Functional Diagram)

The voltage on the ITH pin sets the  $I_{CMP}$  valley threshold point. The error amplifier, EA, adjusts this ITH voltage by comparing the differential feedback signal,  $V_{OSNS}^+ - V_{OSNS}^-$ , to a 0.6V internal reference voltage. Consequently, the LTC3833 regulates the output voltage by forcing the differential feedback voltage to be equal to the 0.6V internal reference. The difference amplifier, DA, converts the differential feedback signal to a single-ended input for the EA. If the load current increases, it causes a drop in the differential feedback voltage relative to the reference. The EA forces ITH voltage to rise until the average inductor current again matches the load current.

#### **Differential Output Sensing**

The output voltage is resistively divided externally to create a feedback voltage for the controller. The internal difference amplifier, DA, senses this feedback voltage along with the output's remote ground reference to create a differential feedback voltage. This scheme overcomes any ground offsets between local ground and remote output ground, resulting in a more accurate output voltage. The LTC3833 allows for remote output ground deviations as much as ±500mV with respect to local ground.

#### INTV<sub>CC</sub>/EXTV<sub>CC</sub> Power

Power for the top and bottom MOSFET drivers and most other internal circuitry is derived from the INTV $_{CC}$  pin. Power on the INTV $_{CC}$  pin is derived in two ways: if the EXTV $_{CC}$  pin is below 4.6V, then an internal 5.3V low dropout linear regulator, LDO, supplies INTV $_{CC}$  power from V $_{IN}$ ; if the EXTV $_{CC}$  pin is tied to an external source larger than 4.6V, then the LDO is shut down and an internal switch shorts the EXTV $_{CC}$  pin to the INTV $_{CC}$  pin, thereby powering the INTV $_{CC}$  pin with the external source and helping to increase overall efficiency and decrease internal self heating through power dissipated in the LDO. This external power source could be the output of the step-down switching regulator itself if the output is programmed to higher than 4.6V.

The top MOSFET driver is biased from the floating bootstrap capacitor, C<sub>B</sub>, which normally recharges during each off cycle through an external Schottky diode when the top MOSFET turns off. If the  $V_{IN}$  voltage is low and INTV<sub>CC</sub> drops below 3.65V, undervoltage lockout circuitry disables the external MOSFET driver and prevents the power switches from turning on.

#### Shutdown and Start-Up

The LTC3833 can be shut down using the RUN pin. Pulling this pin below 1.2V prevents the controller from switching, and less than 0.75V disables most of the internal bias circuitry, including the INTV<sub>CC</sub> regulator. When RUN is less than 0.75V, the shutdown  $I_0$  is about 15 $\mu$ A. Pulling the RUN pin between 0.75V and 1.2V enables the controller into a standby mode where all internal circuitry is powered-up but the external MOSFET driver is disabled. The standby I<sub>O</sub> is about 2mA. Releasing the RUN pin from ground allows an internal 1.3µA current to pull the pin above 1.2V and fully enable the controller including the external MOSFET driver. Alternatively, the RUN pin may be externally pulled up or driven directly by logic. Be careful not to exceed the absolute maximum rating of 6V on this pin. When pulled up by a resistor to an external voltage, the RUN pin will sink up to 35µA of current before reaching 6V. If the external voltage is above 6V (e.g., V<sub>IN</sub>), select a large enough resistor value so that the voltage on RUN will not exceed 6V.

The start-up of the controller's output voltage,  $V_{OUT}$ , is controlled by the voltage on the TRACK/SS pin. When the voltage on the TRACK/SS pin is less than the 0.6V internal reference, the LTC3833 regulates the differential feedback voltage to the TRACK/SS voltage instead of the 0.6V reference. This allows the TRACK/SS pin to be used for programming a ramp-up time for V<sub>OLIT</sub> by connecting an external capacitor from the TRACK/SS pin to SGND. An internal 1µA pull-up current charges this capacitor, creating a voltage ramp on the TRACK/SS pin. As the TRACK/SS voltage rises from OV to 0.6V (and beyond), the LTC3833 forces the output voltage,  $V_{OLIT}$ , to ramp up smoothly to its final value. Alternatively, the TRACK/SS pin can be used to track the start-up of  $V_{OUT}$  to another external supply as in a master slave configuration. Typically, this requires connecting a resistor divider from the master supply to the TRACK/SS pin (see Soft-Start and Tracking).



## **OPERATION** (Refer to Functional Diagram)

When the RUN pin is pulled low to disable the controller or when  $INTV_{CC}$  drops below its undervoltage lockout threshold of 3.65V, the TRACK/SS pin is pulled low internally.

#### **Light Load Current Operation**

When the DC load current is less than 1/2 of the peak-to-peak inductor current ripple, the inductor current can drop to zero or become negative. If the MODE/PLLIN pin is connected to SGND, the LTC3833 will transition into discontinuous mode operation (also called pulse-skipping mode), where a current reversal comparator,  $I_{REV}$ , detects and prevents negative inductor current by shutting off the bottom MOSFET, MB. In this mode, both switches remain off with the output capacitor supplying the load current. As the output capacitor discharges and the output voltage droops lower, the EA will eventually move the ITH voltage above the zero current level to initiate another switching cycle.

If the MODE/PLLIN pin is tied to INTV<sub>CC</sub> or an external clock is applied to MODE/PLLIN, the LTC3833 will be forced to operate in continuous mode (called forced continuous mode) and not transition into discontinuous mode. In this case the current reversal comparator,  $I_{REV}$ , is disabled, allowing the inductor current to become negative and thus maintain constant frequency operation.

# Frequency Selection and External Clock Synchronization

The steady-state switching frequency of the LTC3833 is set by an internal oscillator. The frequency of this internal oscillator can be programmed from 200kHz to 2MHz by connecting a resistor from the RT pin to SGND. The RT pin is forced to 1.2V internally. A phase-locked loop (PLL) system synchronizes the TG turn-on to this internal oscillator when no external clock is provided.

For applications with stringent frequency or interference requirements, an external clock source connected to the MODE/PLLIN pin can be used to synchronize the TG

turn-on to the rising edge of the clock. The LTC3833 operates in forced continuous mode when it is synchronized to the external clock. The external clock frequency has to be within  $\pm 30\%$  of the internal oscillator frequency for successful synchronization and the clock input levels should be greater than 2V for HI and less than 0.5V for LO. The MODE/PLLIN pin has an internal 600k pull-down resistor.

#### **Power Good and Fault Protection**

The power good pin, PGOOD, is connected internally to an open-drain N-channel MOSFET. An external pull-up resistor to a voltage supply of up to 6V (or INTV $_{CC}$ ) completes the power good detection scheme. Overvoltage and undervoltage comparators OV and UV turn on the MOSFET and pull the PGOOD pin low when the differential feedback voltage is outside a  $\pm 7.5\%$  window of the 0.6V reference voltage. The PGOOD pin is also pulled low when the LTC3833 is in the soft-start or tracking phase, when in undervoltage lockout, or when the RUN pin is low (shut down).

When the differential feedback voltage is within the  $\pm 7.5\%$  requirement, the open-drain NMOS is turned off and the pin is pulled up by an external resistor. There is an internal delay of 10µs before the PGOOD pin will indicate power good once the differential feedback voltage is within the  $\pm 7.5\%$  window. When the feedback voltage goes out of the  $\pm 7.5\%$  window, there is an internal 20µs delay before PGOOD is pulled low. In an overvoltage condition, MT is turned off and MB is turned on immediately without any delay and held on until the overvoltage condition clears.

Foldback current limiting is provided if the output is shorted to ground. As the differential feedback voltage drops, the current threshold voltage on the ITH pin is pulled down and clamped to 1.2V. This reduces the inductor valley current level to 1/4th of its maximum value as the differential feedback approaches OV. Foldback current limiting is disabled at start-up.

LINEAR

The Typical Application on the first page of this data sheet is a basic LTC3833 application circuit. The LTC3833 can be configured to sense the inductor current either through a series sense resistor, R<sub>SENSE</sub>, or through an RC filter across the inductor (DCR). The choice between the two current sensing schemes is largely a design trade-off between cost, power consumption and accuracy. DCR sensing is becoming popular because it saves expensive current sensing resistors and is more power efficient, especially in high current applications. However, current sensing resistors provide the most accurate current limits for the controller. Once the required output voltage and operating frequency have been determined, external component selection is driven by load requirements, and begins with the selection of inductor and current sensing components. Next, the power MOSFETs are selected. Finally, input and output capacitors are selected.

# Output Voltage Programming and Differential Output Sensing

The LTC3833 integrates differential output sensing with output voltage programming, allowing for simple and seamless design. As shown in Figure 1, the output voltage is programmed by an external resistor divider from the regulated output point to its ground reference. The resistive divider is tapped by the  $V_{OSNS}^+$  pin, and the ground reference is sensed by  $V_{OSNS}^-$ . An optional feed-forward capacitor,  $C_{FF}$ , can be used to improve the transient performance of the regulator system as discussed under OPTI-LOOP® Compensation. The resulting output voltage is given according to the following equation:




Figure 1. Setting Output Voltage

More precisely, the  $V_{OUT}$  value programmed in the previous equation is with respect to the output's ground reference, and thus is a differential quantity. For example, if  $V_{OUT}$  is programmed to 5V and the output ground reference is at -0.5V, then the output will be 4.5V with respect to signal ground. The minimum differential output voltage is limited to the internal reference, 0.6V, and the maximum differential output voltage is 5.5V.

The  $V_{OSNS}^+$  pin is high impedance with no input bias current. The  $V_{OSNS}^-$  pin has about 35µA of current flowing out of the pin.

Differential output sensing allows for more accurate output regulation in high power distributed systems having large line losses. Figure 2 illustrates the potential variations in the power and ground lines due to parasitic elements. These variations are exacerbated in multi-application systems with shared ground planes. Without differential output sensing, these variations directly reflect as an error in the regulated output voltage. The LTC3833's differential output sensing can correct for up to ±500mV of variation in the output's power and ground lines.

The LTC3833's differential output sensing scheme is distinct from conventional schemes where the regulated output and its ground reference are directly sensed with a difference amplifier whose output is then divided down with an external resistive divider and fed into the error amplifier input. This conventional scheme is limited by the common mode input range of the difference amplifier and typically limits differential sensing to the lower range of output voltages.

The LTC3833 allows for seamless differential output sensing by sensing the resistively divided feedback voltage differentially. This allows for differential sensing in the full output range from 0.6V to 5.5V. The difference amplifier of the LTC3833 has a –3dB bandwidth of 8MHz, high enough to not affect main loop compensation and transient behavior.

To avoid noise coupling into  $V_{OSNS}^+$ , the resistor divider should be placed near the  $V_{OSNS}^+$  and  $V_{OSNS}^-$  pins and physically close to the LTC3833. The remote output and ground traces should be routed together as a differential pair to the remote output. These traces should be terminated as close as physically possible to the remote output








Figure 2: Differential Output Sensing Used to Correct Line Loss Variations in a High Power Distributed System with a Shared Ground Plane

point that is to be accurately regulated through remote differential sensing.

#### **Switching Frequency Programming**

The choice of operating frequency is a trade-off between efficiency and component size. Lowering the operating frequency improves efficiency by reducing MOSFET switching losses but requires larger inductance and/or capacitance to maintain low output ripple voltage. Conversely, raising the operating frequency degrades efficiency but reduces component size.

The switching frequency of the LTC3833 can be programmed from 200kHz to 2MHz by connecting a resistor from the RT pin to signal ground. The value of this resistor is given by the following empirical formula:

$$R_{T}[k\Omega] = \frac{41550}{f[kHz]} - 2.2$$

Not counting resistor tolerances, the switching frequency could still have a  $\pm 10\%$  deviation from the ideal programmed value. The internal PLL has a synchronization range of  $\pm 30\%$  around this programmed frequency. Therefore, during external clock synchronization be sure that the external clock frequency is within this  $\pm 30\%$  range of the RT programmed frequency. It is advisable that the RT programmed frequency be equal to the external clock

for maximum synchronization margin. Refer to Phase and Frequency Synchronization for further details.

#### Inductor Selection

The operating frequency and inductor selection are interrelated in that higher operating frequencies allow the use of smaller inductor and capacitor values. A higher frequency generally results in lower efficiency because of MOSFET gate charge losses and top MOSFET transition losses. In addition to this basic trade-off, the effect of inductor value on ripple current and low current operation must also be considered.

The inductor value has a direct effect on ripple current. The inductor ripple current,  $\Delta I_L$ , decreases with higher inductance or frequency and increases with higher  $V_{IN}$ :

$$\Delta I_{L} = \frac{V_{OUT}}{f \cdot L} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Accepting larger values of  $\Delta I_L$  allows the use of low inductances, but results in higher output voltage ripple, higher ESR losses in the output capacitor, and greater core losses. A reasonable starting point for setting ripple current is  $\Delta I_L = 0.4 \bullet I_{OUT(MAX)}$  where  $I_{OUT(MAX)}$  is the maximum output current for the application. The maximum  $\Delta I_L$  occurs at the maximum input voltage. To guarantee that

LINEAR TECHNOLOGY

ripple current does not exceed a specified maximum, the inductance should be chosen according to:

$$L = \frac{V_{OUT}}{f \cdot \Delta I_{L(MAX)}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right)$$

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot tolerate the core loss of low cost powdered iron cores, forcing the use of more expensive ferrite, molypermalloy or Kool M $\mu$  cores. Ferrite core material saturates *hard*, meaning that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate!

A variety of inductors designed for high current, low voltage applications are available from manufacturers such as Sumida, Panasonic, Coiltronics, Coilcraft, Toko, Vishay, Pulse and Wurth.

#### **Current Sense Pins and Current Limit Programming**

Inductor current is sensed through the SENSE<sup>+</sup> and SENSE<sup>-</sup> pins and fed into the internal current comparators. The common mode input voltage range of the current comparators is -0.5V to 5.5V. Both SENSE pins are high impedance inputs. When the common mode range is between -0.5V to 1.1V, there is no input bias current, and when between 1.4V and 5.5V, there is less than  $1\mu A$  of current flowing into the pins. Between 1.1V and 1.4V, the input bias current will be zero if the common mode voltage is ramped up from 1.1V and less than  $1\mu A$  if the common mode voltage is ramped down from 1.4V. The high impedance inputs to the current comparator allow accurate DCR sensing. However, care must be taken not to float these pins during normal operation.

The maximum allowed sense voltage  $V_{SENSE(MAX)}$  between SENSE<sup>+</sup> and SENSE<sup>-</sup> is set by the voltage applied to the  $V_{BNG}$  pin and is given by:

The current mode control loop does not allow the inductor current valleys to exceed 0.05 • V<sub>RNG</sub>. In practice, one should allow sufficient margin to account for variations

in the LTC3833 and external component values. Note that ITH is close to 2.4V when in current limit.

An external resistive divider from  $INTV_{CC}$  can be used to set the voltage on the  $V_{RNG}$  pin between 0.6V and 2V, resulting in maximum sense voltages between 30mV and 100mV. The wide voltage sense range allows for a variety of applications. The  $V_{RNG}$  pin can also be tied to either SGND or  $INTV_{CC}$  to force internal defaults. When  $V_{RNG}$  is tied to SGND, the device operates with a maximum sense voltage of 30mV. When the  $V_{RNG}$  pin is tied to  $INTV_{CC}$ , the device operates with a maximum sense voltage of 50mV.

#### R<sub>SENSE</sub> Inductor Current Sensing

A typical  $R_{SENSE}$  inductor current sensing scheme is shown in Figure 3.  $R_{SENSE}$  is chosen based on the required maximum output current. Given the maximum current,  $I_{OUT(MAX)}$ , maximum sense voltage,  $V_{SENSE(MAX)}$ , set by the  $V_{RNG}$  pin, and maximum inductor ripple current,  $\Delta I_{L(MAX)}$ , the value of  $R_{SENSE}$  can be chosen as:

$$R_{SENSE} = \frac{V_{SENSE(MAX)}}{I_{OUT(MAX)} - \frac{\Delta I_{L(MAX)}}{2}}$$

Conversely, given  $R_{SENSE}$  and  $I_{OUT(MAX)}$ ,  $V_{SENSE(MAX)}$  and thus the  $V_{RNG}$  voltage could be determined from the above equation. To assure that the maximum rated output current can be supplied for different operating conditions and component variations, sufficient design margin should be built into these calculations.




Figure 3. R<sub>SENSE</sub> Current Sensing





Because of possible PCB noise in the current sensing loop, the current ripple of  $\Delta V_{SENSE} = \Delta I_L \bullet R_{SENSE}$  also needs to be checked in the design to get a good signal-to-noise ratio. In general, for a reasonably good PCB layout, a  $10mV\,\Delta V_{SENSE}$  voltage is recommended as a conservative number to start with, either for  $R_{SENSE}$  or DCR sensing applications.

For today's highest current density solutions the value of the sense resistor can be less than  $1m\Omega$  and the maximum sense voltage can be as low as 30mV. In addition, inductor ripple currents greater than 50% with operation up to 2MHz are becoming more common. Under these conditions, the voltage drop across the sense resistor's parasitic inductance becomes more relevant. A small RC filter placed near the IC has been traditionally used to reduce the effects of capacitive and inductive noise coupled in the sense traces on the PCB. A typical filter consists of two series  $10\Omega$  resistors connected to a parallel 1000pF capacitor, resulting in a time constant of 20ns.

The filter components need to be placed close to the IC. The positive and negative sense traces need to be routed as a differential pair and Kelvin (4-wire) connected to the sense resistor.

#### **DCR Inductor Current Sensing**

For applications requiring higher efficiency at high load currents, the LTC3833 is capable of sensing the voltage drop across the inductor DCR, as shown in Figure 4. The DCR of the inductor represents the small amount of DC winding resistance, which can be less than  $1m\Omega$  for today's low value, high current inductors. In a high current application requiring such an inductor, conduction




Figure 4. DCR Current Sensing

loss through a sense resistor would cost several points of efficiency compared to DCR sensing.

The inductor DCR is sensed by connecting an RC filter across the inductor. This filter typically consists of one or two resistors (R1 and R2) and one capacitor (C1) as shown in Figure 4. If the external R1||R2 • C1 time constant is chosen to be exactly equal to the L/DCR time constant, the voltage drop across the external capacitor is equal to the voltage drop across the inductor DCR multiplied by R2/(R1 + R2). Therefore, R2 may be used to scale the voltage across the sense terminals when the DCR is greater than the target sense resistance. With the ability to program current limit through the  $V_{RNG}$  pin, R2 may be optional. C1 is usually selected to be in the range of  $0.01\mu F$  to  $0.47\mu F$ . This forces R1|| R2 to around 2k to 4k, reducing error that might have been caused by the SENSE pins' input bias currents.

The first step in designing DCR current sensing is to determine the DCR of the inductor. Where provided, use the manufacturer's maximum value, usually given at 25°C. Increase this value to account for the temperature coefficient of resistance, which is approximately 0.4%/°C. A conservative value for inductor temperature  $T_L$  is 100°C. The DCR of the inductor can also be measured using a good RLC meter, but the DCR tolerance is not always the same and varies with temperature; consult the manufacturers' datasheets for detailed information.

From the DCR value, V<sub>SENSE(MAX)</sub> is calculated as:

$$V_{SENSE(MAX)} = DCR_{MAX} \text{ at } 25^{\circ}C \bullet \left[1 + 0.4\% \left(T_{L(MAX)} - 25^{\circ}C\right)\right]$$
$$\bullet \left[I_{OUT(MAX)} - \Delta I_{L}/2\right]$$

If  $V_{SENSE(MAX)}$  is within the maximum sense voltage of the LTC3833 as programmed by the  $V_{RNG}$  pin (30mV to 100mV), then the RC filter only needs R1. If  $V_{SENSE(MAX)}$  is higher, then R2 may be used to scale down the maximum sense voltage so that it falls within range.

The maximum power loss in R1 is related to duty cycle, and will occur in continuous mode at the maximum input voltage:

$$P_{LOSS}(R1) = \frac{\left(V_{IN(MAX)} - V_{OUT}\right) \cdot V_{OUT}}{R1}$$



Ensure that R1 has a power rating higher than this value. If high efficiency is necessary at light loads, consider this power loss when deciding whether to use DCR sensing or R<sub>SENSE</sub> sensing. Light load power loss can be modestly higher with a DCR network than with a sense resistor due to the extra switching losses incurred through R1. However, DCR sensing eliminates a sense resistor, reduces conduction losses and provides higher efficiency at heavy loads. Peak efficiency is about the same with either method.

To maintain a good signal-to-noise ratio for the current sense signal, use a minimum  $\Delta V_{SENSE}$  of 10mV. For a DCR sensing application, the actual ripple voltage will be determined by:

$$\Delta V_{SENSE} = \frac{V_{IN} - V_{OUT}}{R1 \cdot C1} \cdot \frac{V_{OUT}}{V_{IN} \cdot f}$$

#### Power MOSFET Selection

Two external power MOSFETs must be selected for the LTC3833 controller: one N-channel MOSFET for the top (main) switch and one N-channel MOSFET for the bottom (synchronous) switch. The peak-to-peak drive levels are set by the  $INTV_{CC}$  voltage. This voltage is typically 5.3V. Consequently, logic-level threshold MOSFETs must be used in most applications. Pay close attention to the BV<sub>DSS</sub> specification for the MOSFETs as well; most of the logic-level MOSFETs are limited to 30V or less. Selection criteria for the power MOSFETs include the on-resistance. R<sub>DS(ON)</sub>, Miller capacitance, C<sub>MILLER</sub>, input voltage and maximum output current. Miller capacitance, C<sub>MILLER</sub>, can be approximated from the gate charge curve usually provided on the MOSFET manufacturers' data sheet. C<sub>MILLER</sub> is equal to the increase in gate charge along the horizontal axis where the curve is approximately flat, divided by the specified change in V<sub>DS</sub>. This result is then multiplied by the ratio of the application V<sub>DS</sub> to the gate charge curve specified V<sub>DS</sub>. When the IC is operating in continuous mode, the duty cycles for the top and bottom MOSFETs are given by:

Main Switch Duty Cycle 
$$(D_{TOP}) = \frac{V_{OUT}}{V_{IN}}$$

Synchronous Switch Duty Cycle 
$$(D_{BOT}) = 1 - \frac{V_{OUT}}{V_{IN}}$$

The MOSFET power dissipations at maximum output current are given by:

$$\begin{split} P_{TOP} &= D_{TOP} \bullet I_{OUT(MAX)}^{2} \bullet R_{DS(ON)(MAX)} \left(1 + \delta\right) + V_{IN}^{2} \\ &\bullet \left(\frac{I_{OUT(MAX)}}{2}\right) \bullet C_{MILLER} \left(\frac{R_{TG(HI)}}{V_{INTVCC} - V_{MILLER}} + \frac{R_{TG(LO)}}{V_{MILLER}}\right) \bullet f \\ P_{BOT} &= D_{BOT} \bullet I_{OUT(MAX)}^{2} \bullet R_{DS(ON)(MAX)} \left(1 + \delta\right) \end{split}$$

where  $D_{TOP}$  and  $D_{BOT}$  are the duty cycles of the top MOSFET and bottom MOSFET respectively,  $\delta$  is the temperature dependency of  $R_{DS(ON)}$ ,  $R_{TG(HI)}$  is the TG pull-up resistance, and  $R_{TG(LO)}$  is the TG pull-down resistance.  $V_{MILLER}$  is the Miller effect  $V_{GS}$  voltage and is taken graphically from the MOSFET's data sheet.

Both MOSFETs have I<sup>2</sup>R losses while the topside N-channel equation includes an additional term for transition losses, which are highest at high input voltages. For  $V_{IN} < 20 \text{V}$ , the high current efficiency generally improves with larger MOSFETs, while for  $V_{IN} > 20 \text{V}$ , the transition losses rapidly increase to the point that the use of a higher  $R_{DS(ON)}$  device with lower  $C_{MILLER}$  actually provides higher efficiency. The synchronous MOSFET losses are greatest at high input voltage when the top switch duty factor is low or during short-circuit when the synchronous switch is on close to 100% of the period.

The term  $(1 + \delta)$  is generally given for a MOSFET in the form of a normalized  $R_{DS(0N)}$  vs temperature curve, but  $\delta = 0.005/^{\circ}C \cdot (T_J - T_A)$  can be used as an approximation for low voltage MOSFETs  $(T_J)$  is estimated junction temperature of the MOSFET and  $T_A$  is ambient temperature).

# **CIN** and **COUT** Selection

In continuous mode, the source current of the top N-channel MOSFET is a square wave of duty cycle  $V_{OUT}/V_{IN}$ . To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$I_{RMS} \cong I_{OUT(MAX)} \bullet \frac{V_{OUT}}{V_{IN}} \bullet \sqrt{\frac{V_{IN}}{V_{OUT}}} - 1$$

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT(MAX)}/2$ . This simple worst-case condition is commonly used for design because even significant deviations





do not offer much relief. Note that capacitor manufacturers' ripple current ratings for electrolytic and conductive polymer capacitors are often based on only 2000 hours of life. This makes it advisable to further derate the capacitor or to choose a capacitor rated at a higher temperature than required.

The selection of  $C_{OUT}$  is primarily determined by the effective series resistance, ESR, to minimize voltage ripple. The output ripple,  $\Delta V_{OUT}$ , in continuous mode is determined by:

$$\Delta V_{OUT} \le \Delta I_L \left( R_{ESR} + \frac{1}{8 \cdot f \cdot C_{OUT}} \right)$$

The output ripple is highest at maximum input voltage since  $\Delta I_L$  increases with input voltage. Typically, once the ESR requirement for  $C_{OUT}$  has been met, the RMS current rating generally far exceeds the peak-to-peak current ripple requirement. The choice of using smaller output capacitance increases the ripple voltage due to the discharging term but can be compensated for by using capacitors of very low ESR to maintain the ripple voltage.

Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR, but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and long-term reliability. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can also lead to significant ringing. When used as input capacitors, care must be taken to ensure that ringing from inrush currents and switching does not pose an overvoltage hazard to the power switches and controller.

For high switching frequencies, reducing output ripple and better EMI filtering may require small-value capacitors that

have low ESL (and correspondingly higher self resonant frequencies) to be placed in parallel with larger value capacitors that have higher ESL. This will ensure good noise and EMI filtering in the entire frequency spectrum of interest. Even though ceramic capacitors generally have good high frequency performance, small ceramic capacitors may still have to be parallel connected with large ones to optimize performance.

#### Top MOSFET Driver Supply (C<sub>B</sub>, D<sub>B</sub>)

An external bootstrap capacitor, CB, connected to the BOOST pin supplies the gate drive voltage for the topside MOSFET. This capacitor is charged through diode D<sub>B</sub> from INTV<sub>CC</sub> when the switch node is low. When the top MOSFET turns on, the switch node rises to  $V_{IN}$  and the BOOST pin rises to approximately V<sub>IN</sub> + INTV<sub>CC</sub>. The boost capacitor needs to store approximately 100 times the gate charge required by the top MOSFET. In most applications a 0.1 µF to 0.47 µF, X5R or X7R dielectric capacitor is adequate. It is recommended that the BOOST capacitor be no larger than 10% of the  $INTV_{CC}$  capacitor,  $C_{VCC}$ , to ensure that the  $C_{VCC}$  can supply the upper MOSFET gate charge and BOOST capacitor under all operating conditions. Variable frequency in response to load steps offers superior transient performance but requires higher instantaneous gate drive. Gate charge demands are greatest in high frequency low duty factor applications under high dl/dt load steps and at start-up.

In order to minimize SW node ringing and EMI, connect a  $5\Omega$  to  $10\Omega$  resistor in series with the BOOST pin. Make the  $C_B$  and  $D_B$  connections on the other side of the resistor. This series resistor helps to slow down the TG rise time, limiting the high dI/dt current through the top MOSFET that causes SW node ringing.

#### INTV<sub>CC</sub> Regulator and EXTV<sub>CC</sub> Power

The LTC3833 features a PMOS low dropout linear regulator (LDO) that supplies power to INTV $_{CC}$  from the V $_{IN}$  supply. INTV $_{CC}$  powers the gate drivers and much of the LTC3833's internal circuitry. The LDO regulates the voltage at the INTV $_{CC}$  pin to 5.3V.

The LDO can supply a maximum current of  $50\text{mA}_{RMS}$  and must be bypassed to ground with a minimum of  $4.7\mu\text{F}$  ceramic capacitor. Good bypassing is needed to supply



the high transient currents required by the MOSFET gate drivers.

High input voltage applications in which large MOSFETs are being driven at high frequencies may cause the maximum junction temperature rating for the LTC3833 to be exceeded, especially if the LDO is active and provides INTV<sub>CC</sub>. Power dissipation for the IC in this case is highest and is approximately equal to  $V_{IN} \bullet I_{INTVCC}$ . The gate charge current is dependent on operating frequency as discussed in the Efficiency Considerations section. The junction temperature can be estimated by using the equations given in Note 2 of the Electrical Characteristics. For example, when using the LDO, LTC3833's INTV<sub>CC</sub> current is limited to less than 38mA from a 38V supply at  $T_A$  =70°C in the FE package:

$$T_J = 70^{\circ}\text{C} + (38\text{mA})(38\text{V})(38^{\circ}\text{C/W}) \approx 125^{\circ}\text{C}$$

To prevent the maximum junction temperature from being exceeded, the input supply current must be checked while operating in continuous conduction mode at maximum  $V_{\text{IN}}$ .

When the voltage applied to EXTV $_{CC}$  pin rises above 4.6V, the INTV $_{CC}$  LDO is turned off and the EXTV $_{CC}$  is connected to INTV $_{CC}$  with an internal switch. This switch remains on as long as the voltage applied to EXTV $_{CC}$  remains above 4.4V. Using the EXTV $_{CC}$  allows the MOSFET driver and control power to be derived from the LTC3833's switching regulator output during normal operation and from the LDO when the output is out of regulation (e.g., start-up, short circuit). If more than  $50\text{mA}_{RMS}$  current is required through EXTV $_{CC}$ , then an external Schottky diode can be added between the EXTV $_{CC}$  and INTV $_{CC}$  pins. Do not apply more than 6V to the EXTV $_{CC}$  pin and make sure that this external voltage source is less than  $V_{IN}$ .

Significant efficiency and thermal gains can be realized by powering  $INTV_{CC}$  from the switching regulator output, since the  $V_{IN}$  current resulting from the driver and control currents will be scaled by a factor of (Duty Cycle)/(Switcher Efficiency).

Tying the EXTV<sub>CC</sub> pin to a 5V supply reduces the junction temperature in the previous example from 125°C to:

$$T_{.I} = 70^{\circ}C + (38mA)(5V)(38^{\circ}C/W) \approx 77^{\circ}C$$

However, for 3.3V and other low voltage outputs, additional circuitry is required to derive  $\text{EXTV}_{\text{CC}}$  power from the regulator output.

The following list summarizes the four possible connections for  $\mathsf{EXTV}_\mathsf{CC}$ :

- 1. EXTV $_{\rm CC}$  left open (or grounded). This will cause INTV $_{\rm CC}$  to be powered from the internal 5.3V LDO resulting in an efficiency penalty of up to 10% at high input voltages.
- 2. EXTV<sub>CC</sub> connected directly to switching regulator output  $V_{OUT} > 4.6V$ . This provides the highest efficiency.
- 3. EXTV<sub>CC</sub> connected to an external supply. If a 4.6V or greater external supply is available, it may be used to power EXTV<sub>CC</sub> providing that the external supply is sufficient enough for MOSFET gate drive requirements.
- 4. EXTV<sub>CC</sub> connected to an output-derived boost network. For 3.3V and other low voltage converters, efficiency gains can still be realized by connecting EXTV<sub>CC</sub> to an output-derived voltage that has been boosted to greater than 4.6V.

For applications where the main input power is less than 5.3V, tie the  $V_{IN}$  and  $INTV_{CC}$  pins together and tie the combined pins to the  $V_{IN}$  input with an optional  $1\Omega$  or  $2.2\Omega$  resistor as shown in Figure 5 to minimize the voltage drop caused by the gate charge current. This will override the  $INTV_{CC}$  LDO and will prevent  $INTV_{CC}$  from dropping too low due to the dropout voltage. Make sure the  $INTV_{CC}$  voltage exceeds the  $R_{DS(ON)}$  test voltage for the external MOSFET which is typically at 4.5V for logic-level devices.




Figure 5. Setup for  $V_{IN} \le 5V$ 



#### V<sub>IN</sub> Undervoltage Lockout (UVLO)

The LTC3833 has two functions that help protect the controller in case of input undervoltage conditions. A precision UVLO comparator constantly monitors the INTV $_{\rm CC}$  voltage to ensure that an adequate gate-drive voltage is present. The comparator enables UVLO and locks out the switching action until INTV $_{\rm CC}$  rises above 4.2V. Once UVLO is released, the comparator does not retrigger UVLO until INTV $_{\rm CC}$  falls below 3.65V. This hysteresis prevents oscillations when there are disturbances on INTV $_{\rm CC}$ .

Another way to detect an undervoltage condition is to monitor the  $V_{IN}$  supply. Because the RUN pin has a precision turn-on voltage of 1.2V, one can use a resistor divider from  $V_{IN}$  to turn on the IC when  $V_{IN}$  is high enough. The RUN pin has bias currents that depend on the RUN voltage as well as  $V_{IN}$  voltage. These bias currents should be taken into account when designing the voltage divider and UVLO circuit to prevent faulty conditions. Generally for RUN < 3V a bias current of 1.3 $\mu$ A flows out of the RUN pin, and for RUN > 3V, correspondingly increasing current flows into the pin, reaching a maximum of about 35 $\mu$ A for RUN = 6V.

#### Soft-Start and Tracking

The LTC3833 has the ability to either soft-start by itself with a capacitor or track the output of an external supply. Soft-start or tracking features are achieved not by limiting the maximum output current of the switching regulator but by controlling the regulator's output voltage according to the ramp rate on the TRACK/SS pin.

When configured to soft-start by itself, a capacitor should be connected to the TRACK/SS pin. TRACK/SS is pulled low until the RUN pin voltage exceeds 1.2V and UVLO is released, at which point an internal current of  $1\mu A$  charges the soft-start capacitor,  $C_{SS}$ , connected to TRACK/SS. Current foldback is disabled during this phase to ensure smooth soft-start or tracking. The soft-start or tracking range is defined to be the voltage range from 0V to 0.6V on the TRACK/SS pin. The total soft-start time can be calculated as:

$$t_{SOFTSTART} = 0.6V \bullet \frac{C_{SS}}{1\mu A}$$

When the LTC3833 is configured to track another supply, a voltage divider can be used from the tracking supply to the TRACK/SS pin to scale the ramp rate appropriately. Two common implementations of tracking as shown in Figure 6a are coincident and ratiometric. For coincident tracking, make the divider ratio from the external supply the same as the divider ratio for the differential feedback voltage. Ratiometric tracking could be achieved by using a different ratio than the differential feedback (Figure 6b). Note that the small soft-start capacitor charging current is always flowing, producing a small offset error. To minimize this error, select the tracking resistive divider values to be small enough to make this offset error negligible.

#### **Phase and Frequency Synchronization**

For applications that require better control of EMI and switching noise or have special synchronization needs, the LTC3833 can phase and frequency synchronize the turn-on of the top MOSFET to an external clock signal applied to the MODE/PLLIN pin. The applied clock signal needs to be within  $\pm 30\%$  of the RT pin programmed free-running frequency to assure proper frequency and phase lock. The clock signal levels should generally comply to  $V_{IH} > 2V$  and  $V_{IL} < 0.5 \text{V}$ . The MODE/PLLIN pin has an internal 600k pull-down resistor to ensure pulse-skipping mode if the pin is left floating.

The LTC3833 uses the voltages on  $V_{IN}$  and  $V_{OUT}$  pins as well as the RT programmed frequency to determine the steady-state on-time as follows:

$$t_{ON} \approx \frac{V_{OUT}}{V_{IN} \bullet f}$$

An internal PLL system adjusts this on-time dynamically in order to maintain phase and frequency lock with the external clock. The LTC3833 will maintain phase and frequency lock under steady-state conditions for  $V_{\text{IN}}$ ,  $V_{\text{OUT}}$  and load current.

As shown in the previous equation, the top MOSFET ontime is a function of the switching regulator's output. This output is measured by the  $V_{OUT}$  pin and is used to calculate the required on-time. Therefore, simply connecting  $V_{OUT}$  to the regulator's local output point is preferable for most applications. However, there could be applications where






Figure 6a. Two Different Modes of Output Tracking




Figure 6b. Setup for Coincident and Ratiometric Tracking

the internally calculated on-time differs significantly from the real on-time required by the application. For example, if there are differences between the local output point and the remotely regulated output point due to line losses, then the internally calculated on-time will be inaccurate. Lower efficiencies in the switching regulator can also cause the real on-time to be significantly different from the internally calculated on-time (see Efficiency Considerations). For these circumstances, the voltage on the  $V_{OUT}$  pin can be programmed with a resistive divider from  $INTV_{CC}$  or from the regulator's output itself. Note that there is a 500k nominal resistance looking into the  $V_{OUT}$  pin.

The PLL adjusted on-time achieved after phase locking is the steady-state on-time required by the switching regulator, and if the  $V_{OUT}$  programmed on-time is substantially equal to this steady-state on-time, then the PLL system does not have to use its  $\pm 30\%$  frequency lock range for systematic corrections. Instead the lock range can be used to correct for component variations or other operating point conditions. If needed, the  $V_{OUT}$  pin can be programmed to achieve the steady-state on-time as required by the

application and therefore maintain constant frequency operation.

If the application requires very low on-times approaching minimum on-time, the PLL system may not be able to maintain a  $\pm 30\%$  synchronization range. In fact, there is a possibility of losing phase/frequency lock at minimum on-time, and definitely losing phase/frequency lock for applications requiring less than minimum on-time. This is discussed further under Minimum On-Time, Minimum Off-Time and Dropout Operation.

During dynamic transient conditions either in the line or load (e.g., load step or release), the LTC3833 may lose phase and frequency lock in the process of achieving faster transient response. For large slew rates (e.g., 10A/µs), phase and frequency lock will be lost (see Figure 7) until the system returns back to a steady-state condition at which point the device will resume frequency lock and eventually achieve phase lock to the external clock. For relatively small slew rates (10A/s), phase and frequency lock can still be maintained.






Figure 7. Phase and Frequency Locking Behavior During Transient Load Conditions

For light loading conditions, the phase and frequency synchronization will be active if there is a clock input applied. If there is no clock input during light loading, then the switching frequency is based on what the MODE/PLLIN pin is tied to. When MODE/PLLIN is tied to INTV<sub>CC</sub>, the LTC3833 will operate in forced continuous mode at the RT programmed free-running frequency. When MODE/PLLIN pin is tied to signal ground, the LTC3833 will operate in pulse-skipping discontinuous conduction mode for light loading and will switch to continuous conduction (at the free-running frequency) for normal and heavy loads.

# Minimum On-Time, Minimum Off-Time and Dropout Operation

The minimum on-time is the smallest duration of time in which the LTC3833 can keep the top power MOSFET's gate (TG) in its on state. This minimum on-time is 20ns for the LTC3833 and is achieved when the  $V_{OUT}$  pin is tied to its minimum value of 0.6V while the  $V_{IN}$  is tied to its maximum value of 38V. For larger values of  $V_{OUT}$  or smaller values of  $V_{IN}$ , the minimum on-time achievable will be longer than 20ns. The minimum on-time will have a dependency on the operating conditions of the switching regulator, but is intended to be smaller for high step-down ratio applications that will require low on-times.

The effective minimum on-time of the switching regulator, however, will depend also on external components (especially the characteristics of the power MOSFETs) as

well as operating conditions of the switching regulator. The effective on-time is defined as the time period that the SW node stays high and this period can be different from the time period that the top MOSFET's gate stays high. One of the factors that contributes to this discrepancy is the on/off switching characteristics of the power MOSFETs. If, for example, the power MOSFET's turn-on delay is much smaller than the turn-off delay, then the effective on-time will be longer than the MOSFET's gate turn-on-time, thereby limiting the minimum on-time to a longer value than that forced by the LTC3833.

Light loading operation in forced continuous mode will also elongate the effective minimum on-time, as shown in Figure 8. At light loading, the dead times between the top MOSFET switching on/off and the bottom MOSFET switching on/off add to the intrinsic on-time of the top MOSFET. In forced continuous light loading, when the inductor current flows in the reverse direction, the SW node is pre-biased high during the dead time from the bottom FET turning off to the top FET turning on. On the other edge, when the top MOSFET turns off and before the bottom MOSFET turns on, the SW node lingers high for a longer duration of time due to a smaller magnitude of inductor current available in light loading to pull the SW node low.

In continuous mode operation, the minimum on-time limit imposes a minimum duty cycle of:

$$D_{MIN} = f \cdot t_{ON(MIN)}$$






Figure 8. Light Loading On-Time Extension with Forced Continuous Mode Operation

where  $t_{ON(MIN)}$  is the effective minimum on-time for the switching regulator. As the equation shows, reducing the operating frequency will alleviate the minimum duty cycle constraint.

If the application requires a smaller than minimum duty cycle, the output voltage will still remain in regulation, but the switching frequency will decrease from its programmed value or lose frequency synchronization if using an external clock. Depending on the application, this may not be of critical importance.

For applications that require relatively low on-times, proper caution has to be taken when choosing the top power MOSFET. If a high  $Q_g$  MOSFET is chosen such that the on-time is not sufficient to fully turn the MOSFET on, there will be significant losses in efficiency as a result of larger  $R_{DS(ON)}$  resistance and possibly failure of the MOSFET due to significant heat dissipation.

The minimum off-time is the smallest duration of time that the top power MOSFET's gate can be turned off and

then immediately turned back on. This minimum off-time includes the time to turn on the bottom power MOSFET's gate and turn it back off along with the dead time delays from top MOSFET off to bottom MOSFET on and bottom MOSFET off to top MOSFET on. The minimum off-time that the LTC3833 can achieve is 90ns.

The effective minimum off-time of the switching regulator is defined as the shortest period of time that the SW node can stay low. This effective minimum off-time can vary from the LTC3833's 90ns of minimum off-time. The main factor impacting the effective minimum off-time is the top and bottom power MOSFETs' gate charging characteristics, including  $Q_g$  and turn-on/off delays. These characteristics can either extend or shorten the SW node's minimum off-time as compared to the LTC3833's minimum off-time. Large size (high  $Q_g)$  power MOSFETs generally tend to increase the effective minimum off-time due to longer gate charging and discharging times. On the other hand, imbalances in turn-on and turn-off delays could reduce the effective minimum off-time.

The minimum off-time limit imposes a maximum duty cycle of:

$$D_{MAX} = 1 - f \cdot t_{OFF(MIN)}$$

where  $t_{OFF(MIN)}$  is the effective minimum off-time of the switching regulator. Reducing the operating frequency alleviates the maximum duty cycle constraint. If the maximum duty cycle is reached, due to a drooping input voltage for example, then the output will drop out of regulation. The minimum input voltage to avoid dropout is:

$$V_{IN(MIN)} = \frac{V_{OUT}}{D_{MAX}}$$

At the onset of dropout, there is a region of  $V_{IN}$  about 500mV that generates two discrete off-times, one being the minimum off-time and the other being an off-time that is about 40ns to 60ns larger than the minimum off-time. This secondary off-time is due to the longer delay in tripping the internal current comparator. The two off-times average out to the required duty cycle to keep the output in regulation with the output ripple remaining the same. However, there is higher SW node jitter, especially apparent when synchronized to an external clock. Depending on the application, this may not be of critical importance.





#### Fault Conditions: Current Limiting and Overvoltage

The maximum inductor current is inherently limited in a current mode controller by the maximum sense voltage. In the LTC3833, the maximum sense voltage is controlled by the voltage on the  $V_{RNG}$  pin. With valley current mode control, the maximum sense voltage and the sense resistance determine the maximum allowed inductor valley current. The corresponding output current limit is:

$$I_{LIMIT} = \frac{V_{SENSE(MAX)}}{R_{SENSE}} + \frac{1}{2} \cdot \Delta I_{L}$$

The current limit value should be checked to ensure that  $I_{LIMIT(MIN)} > I_{OUT(MAX)}$ . The current limit value should be greater than the inductor current required to produce maximum output power at the worst-case efficiency.

Worst-case efficiency typically occurs at the highest  $V_{IN}$  and highest ambient temperature. It is important to check for consistency between the assumed MOSFET junction temperatures and the resulting value of  $I_{LIMIT}$  which heats the MOSFET switches.

To further limit current in the event of a short circuit to ground, the LTC3833 includes foldback current limiting. If the output fails by more than 50%, then the maximum sense voltage is progressively lowered to about one-fourth of its full value.

If the output exceeds 7.5% of the programmed value, then it is considered as an overvoltage (OV) condition. In such a case, the top MOSFET is immediately turned off and the bottom MOSFET is turned on indefinitely until the OV condition is removed. Current limiting is not active during an OV. If the output returns to a nominal level, then normal operation resumes. If the OV persists a long time, the current through the bottom MOSFET and inductor could exceed their maximum ratings.

#### **OPTI-LOOP Compensation**

OPTI-LOOP compensation, through the availability of the ITH pin, allows the transient response to be optimized for a wide range of loads and output capacitors. The ITH pin not only allows optimization of the control loop behavior but also provides a test point for the step-down regulator's DC-coupled and AC-filtered closed-loop response. The DC

step, rise time and settling at this test point truly reflects the closed-loop response. Assuming a predominantly second order system, phase margin and/or damping factor can be estimated using the percentage of overshoot seen at this pin. The bandwidth can also be estimated by examining the rise time at this pin.

The ITH series R<sub>ITH</sub>-C<sub>ITH1</sub> filter sets the dominant pole-zero loop compensation. Additionally, a small capacitor placed from the ITH pin to SGND, CITH2, may be required to attenuate high frequency noise. The values can be modified to optimize transient response once the final PCB layout is done and the particular output capacitor type and value have been determined. The output capacitors need to be selected because their various types and values determine the loop feedback factor gain and phase. An output current pulse of 20% to 100% of full load current having a rise time of 1µs to 10µs will produce output voltage and ITH pin waveforms that will give a sense of the overall loop stability without breaking the feedback loop. The general goal of OPTI-LOOP compensation is to realize a fast but stable ITH response with minimal output droop due to the load step. For a detailed explanation of OPTI-LOOP compensation, refer to Application Note 76.

Switching regulators take several cycles to respond to a step in load current. When a load step occurs,  $V_{OUT}$  immediately shifts by an amount equal to  $\Delta I_{LOAD} \bullet ESR$ , where ESR is the effective series resistance of  $C_{OUT}, \Delta I_{LOAD}$  also begins to charge or discharge  $C_{OUT},$  generating a feedback error signal used by the regulator to return  $V_{OUT}$  to its steady-state value. During this recovery time,  $V_{OUT}$  can be monitored for overshoot or ringing that would indicate a stability problem.

Connecting a resistive load in series with a power MOSFET, then placing the two directly across the output capacitor and driving the gate with an appropriate signal generator is a practical way to produce a realistic load-step condition. The initial output voltage step resulting from the step change in output current may not be within the bandwidth of the feedback loop, so this signal cannot be used to determine phase margin. This is why it is better to look at the ITH pin signal which is in the feedback loop and is the filtered and compensated feedback loop response.

LINEAR

The gain of the loop increases with  $R_{ITH}$  and the bandwidth of the loop increases with decreasing  $C_{ITH1}$ . If  $R_{ITH}$  is increased by the same factor that  $C_{ITH1}$  is decreased, the zero frequency will be kept the same, thereby keeping the phase the same in the most critical frequency range of the feedbackloop. In addition, a feedforward capacitor,  $C_{FF}$ , can be added to improve the high frequency response, as shown in Figure 1. Capacitor  $C_{FF}$  provides phase lead by creating a high frequency zero with  $R_{FB2}$  which improves the phase margin. The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate overall performance of the step-down regulator.

In some applications, a more severe transient can be caused by switching in loads with large (>10µF) input capacitors. If the switch connecting the load has low resistance and is driven quickly, then the discharged input capacitors are effectively put in parallel with  $C_{OUT}$ , causing a rapid drop in  $V_{OUT}$ . No regulator can deliver enough current to prevent this problem. The solution is to limit the turn-on speed of the load switch driver. A Hot Swap<sup>TM</sup> controller is designed specifically for this purpose and usually incorporates current limiting, short-circuit protection and soft starting.

#### **Efficiency Considerations**

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as:

$$%Efficiency = 100\% - (L1 + L2 + L3 + ...)$$

where L1, L2, etc. are the individual losses as a percentage of input power. Although all dissipative elements in the circuit produce losses, four main sources account for most of the losses:

 I<sup>2</sup>R losses. These arise from the resistances of the MOSFETs, inductor and PC board traces and cause the efficiency to drop at high output currents. In continuous mode the average output current flows though the inductor L, but is chopped between the top and bottom MOSFETs. If the two MOSFETs have approximately the same R<sub>DS(ON)</sub>, then the resistance of one MOSFET can simply by summed with the resistances of L and the board traces to obtain the DC I²R loss. For example, if  $R_{DS(ON)}=0.01\Omega$  and  $R_L=0.005\Omega$ , the loss will range from 15mW to 1.5W as the output current varies from 1A to 10A.

- 2. Transition loss. This loss arises from the brief amount of time the top MOSFET spends in the saturated region during switch node transitions. It depends upon the input voltage, load current, driver strength and MOSFET capacitance, among other factors. The loss is significant at input voltages above 20V.
- 3. INTV<sub>CC</sub> current. This is the sum of the MOSFET driver and control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge, dQ, moves from INTV<sub>CC</sub> to ground. The resulting dQ/dt is a current out of INTV<sub>CC</sub> that is typically much larger than the controller  $I_Q$  current. In continuous mode,  $I_{GATECHG} = f \bullet (Q_{g(TOP)} + Q_{g(BOT)})$ , where  $Q_{g(TOP)}$  and  $Q_{g(BOT)}$  are the gate charges of the topside and bottom side MOSFETs, respectively.

Supplying INTV<sub>CC</sub> power through EXTV<sub>CC</sub> could save several points of efficiency, especially for high V<sub>IN</sub> applications. Connecting EXTV<sub>CC</sub> to an output-derived source will scale the V<sub>IN</sub> current required for the driver and controller circuits by a factor of Duty Cycle/Efficiency. For example, in a 20V to 5V application, 10mA of INTV<sub>CC</sub> current results in approximately 2.5mA of V<sub>IN</sub> current. This reduces the mid-current loss from 10% or more (if the driver was powered directly from V<sub>IN</sub>) to only a few percent.

4. C<sub>IN</sub> loss. The input capacitor has the difficult job of filtering the large RMS input current to the regulator. It must have a very low ESR to minimize the AC I<sup>2</sup>R loss and sufficient capacitance to prevent the RMS current from causing additional upstream losses in cabling, fuses or batteries.

Other losses, which include the  $C_{OUT}$  ESR loss, bottom MOSFET reverse-recovery loss and inductor core loss generally account for less than 2% additional loss.



When making adjustments to improve efficiency, the input current is the best indicator of changes in efficiency. If you make a change and the input current decreases, then the efficiency has increased. If there is no change in input current there is no change in efficiency.

Power losses in the switching regulator will reflect as a longer than ideal on-time. This efficiency accounted on-time in continuous mode can be calculated as:

$$t_{ON(REAL)} \approx \frac{t_{ON(IDEAL)}}{Efficiency}$$

#### **Design Example**

Consider a step-down converter with  $V_{IN}$  = 6V to 24V,  $V_{OUT}$  = 1.2V,  $I_{OUT(MAX)}$  = 15A, and f = 350kHz (see Figure 9).

The regulated output voltage is determined by:

$$V_{OUT} = 0.6V \bullet \left(1 + \frac{R_{FB2}}{R_{FB1}}\right)$$

Using a 20k resistor from  $V_{OSNS}^+$  to  $V_{OSNS}^-$ , the top feedback resistor is also 20k.

The frequency is programmed by:

$$R_T[k\Omega] = \frac{41550}{f[kHz]} - 2.2 = \frac{41550}{350} - 2.2 \approx 116.5k$$

Select the nearest standard value of 115k.


The minimum on-time occurs for maximum  $V_{IN}$  and should be greater than 20ns which is the best that the LTC3833 can achieve. The minimum on-time for this application is:

$$t_{ON(MIN)} = \frac{V_{OUT}}{V_{IN(MAX)} \cdot f} = \frac{1.2V}{24V \cdot 350kHz} \approx 143ns$$

Set the inductor value to give 40% ripple current at maximum  $V_{\text{IN}}$ :

$$L = \frac{1.2V}{350 \text{kHz} \cdot 40\% \cdot 15A} \cdot \left(1 - \frac{1.2V}{24V}\right) \approx 0.54 \mu H$$

Select 0.56µH which is the nearest standard value.






Figure 9. 1.2V, 15A, 350kHz Step-Down Converter

The resulting maximum ripple current is:

$$\Delta I_L = \frac{1.2V}{350kHz \bullet 0.56\mu H} \bullet \left(1 - \frac{1.2V}{24V}\right) \approx 5.8A$$

Often in high power applications, DCR current sensing is preferred over  $R_{SENSE}$  in order to maximize efficiency. In order to determine the DCR filter values, first the inductor manufacturer has to be chosen. For this design, the Vishay IHLP-4040DZ-01 model is chosen with a value of  $0.56\mu H$  and  $DCR_{MAX}$  =1.8m  $\Omega$ . This implies that:

$$\begin{split} V_{SENSE(MAX)} &= DRC_{MAX} \text{ at } 25^{\circ}\text{C} \bullet [1 + 0.4\% \text{ } (T_{L(MAX)} \\ &- 25^{\circ}\text{C})] \bullet [I_{OUT(MAX)} - \Delta I_{L}/2] \\ &= 1.8 \text{m} \Omega \bullet [1 + 0.4\% \text{ } (100^{\circ}\text{C} - 25^{\circ}\text{C})] \bullet \\ &= [15\text{A} - 5.8\text{A}/2] \\ &\approx 28.3 \text{mV} \end{split}$$

The maximum sense voltage is within the range that LTC3833 can handle without any additional scaling. Therefore, the DCR filter consists of a simple RC filter across the inductor. If the C is chosen to be  $0.1\mu\text{F}$ , then the R can be calculated as:

$$R_{DCR} = \frac{L}{DCR_{MAX} \cdot C_{DCR}} = \frac{0.56\mu H}{1.8m\Omega \cdot 0.1\mu F} \approx 3.11k$$

The closest standard value is 3.09k.

The resulting value of  $V_{\mbox{\footnotesize{RNG}}}$  with a 50% design margin factor is:

$$V_{RNG} = V_{SENSE(MAX)}/0.05 \bullet MF$$
  
= 28.3mV/0.05 • 1.5  $\approx$  850mV

To generate the  $V_{RNG}$  voltage, connect a resistive divider from INTV<sub>CC</sub> to SGND with  $R_{DIV1}$  = 52.3k and  $R_{DIV2}$  = 10k.

For the external N-channel MOSFETs, Renesas RJK-0305DBP ( $R_{DS(ON)}=13m\Omega$  max,  $C_{MILLER}=150$ pF,  $V_{GS}=4.5$ V,  $\theta_{JA}=40$ °C/W,  $T_{J(MAX)}=150$ °C) is chosen for the

top MOSFET (main switch), and RJK0330DBP ( $R_{DS(ON)} = 3.9 m\Omega$  max,  $V_{GS} = 4.5 V$ ,  $\theta_{JA} = 40 ^{\circ} \text{C/W}$ ,  $T_{J(MAX)} = 150 ^{\circ} \text{C}$ ) is chosen for the bottom MOSFET (synchronous switch). The power dissipation and the resulting junction temperature for each MOSFET can be calculated for  $V_{IN} = 24 V$  and  $T_A = 75 ^{\circ} \text{C}$ :

$$\begin{split} \mathsf{P}_{\mathsf{TOP}} = & \left(\frac{1.2\mathsf{V}}{24\mathsf{V}}\right) \bullet (15\mathsf{A})^2 \left(13\mathsf{m}\Omega\right) (1+0.4) + \left(24\mathsf{V}\right)^2 \\ & \bullet \left(\frac{15\mathsf{A}}{2}\right) (150\mathsf{pF}) \left(\frac{2.5\Omega}{5.3\mathsf{V} - 3\mathsf{V}} + \frac{1.2\Omega}{3\mathsf{V}}\right) 350\mathsf{kHz} \\ & \approx 0.54\mathsf{W} \\ & \mathsf{T}_{\mathsf{J}(\mathsf{TOP})} = 75^\circ\mathsf{C} + \left(0.54\mathsf{W}\right) \left(\frac{40^\circ\mathsf{C}}{\mathsf{W}}\right) \approx 97^\circ\mathsf{C} \\ & \mathsf{P}_{\mathsf{BOT}} = & \left(\frac{24\mathsf{V} - 1.2\mathsf{V}}{24\mathsf{V}}\right) (15\mathsf{A})^2 \left(3.9\mathsf{m}\Omega\right) (1+0.4) \approx 1.2\mathsf{W} \\ & \mathsf{T}_{\mathsf{J}(\mathsf{BOT})} = 75^\circ\mathsf{C} + \left(1.2\mathsf{W}\right) \left(\frac{40^\circ\mathsf{C}}{\mathsf{W}}\right) = 123^\circ\mathsf{C} \end{split}$$

These numbers show that careful attention should be paid to proper heat sinking when operating at higher ambient temperatures.

Select  $C_{IN}$  to give an RMS current rating greater than 7A at 75°C. The output capacitor  $C_{OUT}$  is chosen for a low ESR of  $4.5 m\Omega$  to minimize output voltage changes due to inductor ripple current and load steps. The output voltage ripple is given as:

$$\Delta V_{OUT(RIPPLE)} = \Delta I_{L(MAX)} \bullet ESR = (5.8A)(4.5m\Omega)$$
  
 $\approx 26mV$ 

However, a OA to 10A load step will cause an output change of up to:

$$\Delta V_{OUT(STEP)} = \Delta I_{LOAD} \bullet ESR = (10A)(4.5m\Omega) = 45mV$$
 Optional  $100\mu F$  ceramic output capacitors are included to minimize the effect of ESR and ESL in the output ripple and to improve load step response.




#### **PC Board Layout Checklist**

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3833.

- Multilayer boards with dedicated ground layers are preferable for reduced noise and for heat sinking purposes. Use wide rails and/or entire planes for V<sub>IN</sub>, V<sub>OUT</sub> and PGND nodes for good filtering and minimal copper loss. If a ground layer is used, then it should be immediately below (and/or above) the routing layer for the power train components which consist of C<sub>IN</sub>, power MOSFETs, inductor, sense resistor (if used) and C<sub>OUT</sub>. Flood unused areas of all layers with copper for better heat sinking.
- Keep signal and power grounds separate except at the point where they are shorted together. Short signal and power ground together only at a single point with a narrow PCB trace (or single via in a multilayer board). All power train components should be referenced to power ground and all small-signal components (e.g., C<sub>ITH1</sub>, R<sub>T</sub>, C<sub>SS</sub> etc.) should be referenced to signal ground.
- Place C<sub>IN</sub>, power MOSFETs, inductor, sense resistor (if used), and primary C<sub>OUT</sub> capacitors close together in one compact area. The SW node should be compact but be large enough to handle the inductor currents without large copper losses. Connect the drain of the topside MOSFET as close as possible to the (+) plate of C<sub>IN</sub> capacitor(s) that provides the bulk of the AC current (these are normally the ceramic capacitors), and connect the source of the bottom side MOSFET as close as possible to the (–) terminal of the same  $C_{IN}$  capacitor(s). The high dI/dt loop formed by C<sub>IN</sub>, the top MOSFET, and the bottom MOSFET should have short leads and PCB trace lengths to minimize high frequency EMI and voltage stress from inductive ringing. The (-) terminal of the primary C<sub>OUT</sub> capacitor(s) which filter the bulk of the inductor ripple current (these are normally the ceramic capacitors) should also be connected close to the (–) terminal of  $C_{IN}$ .

- Place BOOST, TG, SW, BG and PGND pins facing the power train components. Keep high dV/dt signals on BOOST, TG, SW and BG away from sensitive small-signal traces and components.
- For R<sub>SENSE</sub> current sensing, place the sense resistor close to the inductor on the output side. Use a Kelvin (4-wire) connection across the sense resistor and route the traces together as a differential pair. RC filter the differential sense signal close to SENSE+/SENSE-pins, placing the filter capacitor as close as possible to the pins. For DCR sensing, Kelvin connect across the inductor and place the DCR sensing resistor closer to the SW node and further away from the SENSE+/SENSE-pins. Place the DCR capacitor close to the SENSE+/SENSE-pins.
- Place the resistive feedback divider R<sub>FB1/2</sub> as close as possible to V<sub>OSNS</sub>+/V<sub>OSNS</sub> pins and route the remote output and ground traces together as a differential pair and terminate as close to the regulation point as possible (preferably Kelvin connect across the capacitor at the remote output point).
- Place the ceramic C<sub>VCC</sub> capacitor as close as possible to INTV<sub>CC</sub> and PGND pins. Likewise, the C<sub>B</sub> capacitor should be as close as possible to BOOST and SW pins. These capacitors provide the gate charging currents for the power MOSFETs.
- Place small-signal components as close to their respective pins as possible. This minimizes the possibility of PCB noise coupling into these pins. Give priority to V<sub>OSNS</sub><sup>+</sup>/V<sub>OSNS</sub><sup>-</sup>, SENSE<sup>+</sup>/SENSE<sup>-</sup>, ITH, RT and V<sub>RNG</sub> pins. Use sufficient isolation when routing a clock signal into MODE/PLLIN pin so that the clock does not couple into sensitive small-signal pins.
- Filter the V<sub>IN</sub> input to the LTC3833 with a simple RC filter close to the pin. The RC filter should be referenced to signal ground.

LINEAR TECHNOLOGY








Figure 10. 1.5V, 20A, 300kHz High Current Step-Down Converter


5V, 8A, 200kHz High Efficient Step-Down Converter



MB: INFINEON BSC035N04LS MT: INFINEON BSC035N04LS




#### 0.6V, 10A, 200kHz Low Output Step-Down Converter




C<sub>IN1</sub>: NICHICON UCJ1H101MCL1GS C<sub>OUT</sub>: SANYO 2R5TPE330M9 D<sub>B</sub>: DIODES INC. SDM10K45

L1: WURTH 7443320100 MT: INFINEON BSC093N04LS MB: INFINEON BSC035N04LS


#### **Efficiency**




Area Compact 2.5V, 5A, 1.2MHz Step-Down Converter



#### **Efficiency**



#### 3.3V, 15A, 200kHz High Power Step-Down Converter




#### **Efficiency** 100 90 PULSE-SKIPPING MODE 80 EFFICIENCY (%) FORCED CONTINUOUS 70 MODE 60 50 $V_{IN} = 12V$ $V_{OUT}^{...} = 3.3V$ 40 0.1 100 LOAD CURRENT (A) 3833 F10b


# PACKAGE DESCRIPTION

#### **UDC** Package 20-Lead Plastic QFN (3mm × 4mm)

(Reference LTC DWG # 05-08-1742 Rev Ø)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



- 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
  2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE




# PACKAGE DESCRIPTION

#### FE Package 20-Lead Plastic TSSOP (4.4mm)

(Reference LTC DWG # 05-08-1663 Rev H)

#### **Exposed Pad Variation CB**



- NOTE:
- 1. CONTROLLING DIMENSION: MILLIMETERS
- 2. DIMENSIONS ARE IN MILLIMETERS (INCHES)
- 3. DRAWING NOT TO SCALE
- 4. RECOMMENDED MINIMUM PCB METAL SIZE FOR EXPOSED PAD ATTACHMENT
- \*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.150mm (.006") PER SIDE

