

LTC5588-1

#### 200MHz to 6000MHz Quadrature Modulator with Ultrahigh OIP3

#### **FEATURES DESCRIPTION**

The LTC®5588-1 is a direct conversion I/Q modulator designed for high performance wireless applications. It allows direct modulation of an RF signal using differential baseband I and Q signals. It supports LTE, GSM, EDGE, TD-SCDMA, CDMA, CDMA2000, W-CDMA, WiMax and other communication standards. It can also be configured as an image reject upconverting mixer, by applying 90° phase-shifted signals to the I and Q inputs. The I/Q baseband inputs drive double-balanced mixers. An onchip balun converts the differential mixer signals to a 50 $\Omega$ single-ended RF output. Four balanced I and Q baseband input ports are DC-coupled with a common mode voltage level of 0.5V. The LO path consists of an LO buffer with single-ended or differential inputs and precision quadrature generators to drive the mixers. The supply voltage range is 3.15V to 3.45V. An external voltage can be applied to the LINOPT pin to further improve 3rd-order linearity performance. Accurate temperature dependent calibrations can be performed using the on-chip thermistor.

 $I$ , LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. \*Contact LTC Marketing for other common mode voltage versions.

- <sup>n</sup> **Frequency Range: 200MHz to 6000MHz**
- <sup>n</sup> **Output IP3: +31dBm Typical at 2140MHz (Uncalibrated) +35dBm Typical (User Optimized)**
- Single Pin Calibration to Optimize OIP3
- Low Output Noise Floor at 6MHz Offset:  **No RF: –160.6dBm/Hz**
	- **POUT = 5dBm: –155.5dBm/Hz**
- Integrated LO Buffer and LO Quadrature Phase  **Generator**
- High Impedance DC Interface to Baseband Inputs  **with 0.5V Common Mode Voltage\***
- <sup>n</sup> **50Ω Single-Ended LO and RF Ports**
- $\blacksquare$  **3.3V Operation**
- <sup>n</sup> **Fast Turn-Off/On: 10ns/17ns**
- Temperature Sensor (Thermistor)
- 24-Lead UTQFN 4mm × 4mm Package

### **APPLICATIONS**

- LTE, GSM/EDGE, W-CDMA, TD-SCDMA, CDMA2K, WiMax Basestations
- Image Reject Upconverters
- Point-to-Point Microwave Links
- Broadcast Modulator
- **Military Radio**

### **TYPICAL APPLICATION**

**200MHz to 6000MHz Direct Conversion Transmitter Application**



**ACPR, AltCPR and ACPR, AltCPR with Optimized LINOPT Voltage vs RF Output Power at 2.14GHz for W-CDMA 1, 2 and 4 Carriers**



55881fb



1

## **ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION**







# **ORDER INFORMATION**



Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

# **ELECTRICAL CHARACTERISTICS**  $V_{CC} = 3.3V$ , EN = 3.3V, T<sub>A</sub> = 25°C, LOP AC-terminated with 50Ω to ground,

BBPI, BBMI, BBPQ, BBMQ common mode DC voltage V<sub>CMBB</sub> = 0.5V<sub>DC</sub>, I and Q baseband input signal = 100kHz CW, 1V<sub>P-P(DIFF)</sub> each, I **and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**







#### **ELECTRICAL CHARACTERISTICS** V<sub>CC</sub> = 3.3V, EN = 3.3V, T<sub>A</sub> = 25°C, LOP AC-terminated with 50Ω to ground,

BBPI, BBMI, BBPQ, BBMQ common mode DC voltage V<sub>CMBB</sub> = 0.5V<sub>DC</sub>, I and Q baseband input signal = 100kHz CW, 1V<sub>P-P(DIFF)</sub> each, I **and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**





#### **ELECTRICAL CHARACTERISTICS**  $V_{CC} = 3.3V$ , EN = 3.3V, T<sub>A</sub> = 25°C, LOP AC-terminated with 50Ω to ground,

BBPI, BBMI, BBPQ, BBMQ common mode DC voltage V<sub>CMBB</sub> = 0.5V<sub>DC</sub>, I and Q baseband input signal = 100kHz CW, 1V<sub>P-P(DIFF)</sub> each, I **and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**





#### **ELECTRICAL CHARACTERISTICS**  $V_{CC} = 3.3V$ , EN = 3.3V, T<sub>A</sub> = 25°C, LOP AC-terminated with 50Ω to ground,

BBPI, BBMI, BBPQ, BBMQ common mode DC voltage V<sub>CMBB</sub> = 0.5V<sub>DC</sub>, I and Q baseband input signal = 100kHz CW, 1V<sub>P-P(DIFF)</sub> each, I **and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**





**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC5588-1 is guaranteed functional over the operating temperature range from –40°C to 85°C.

**Note 3:** At 6MHz offset from the LO signal frequency. 100nF between BBPI and BBMI, 100nF between BBPQ and BBMQ.

**Note 4:** Baseband inputs are driven with 4.5MHz and 5.5MHz tones.

**Note 5:** IM2 is measured at  $f_{L0}$  – 10MHz.

**Note 6:** IM3 is measured at  $f_{L0} - 3.5$ MHz and  $f_{L0} - 6.5$ MHz.

OIP3 = lowest of  $(1.5 \cdot P\{f_{\text{LO}}-5.5MHz\} - 0.5 \cdot P\{f_{\text{LO}}-6.5MHz\})$ 

and  $(1.5 \cdot P{f_{L0}} - 4.5MHz) - 0.5 \cdot P{f_{L0}} - 3.5MHz)$ .

**Note 7:** Without image or LO feedthrough nulling (unadjusted).

**Note 8:** RF power is within 10% of final value.

**Note 9:** RF power is at least 30dB down from its ON state.

**Note 10:** RF matching center frequency is set below band center frequency in order to align RF passband center frequency with band center frequency.

**Note 11:** An external voltage is optimally set at the LINOPT pin for best output 3rd-order intercept.

**Note 12:** I and Q baseband Input signal =  $10MHz$  CW,  $0.8V_{P-P}$  p<sub>IFF</sub> each, I and Q 0° shifted.

**Note 13:**  $f_{LOM}$  = 2.14GHz,  $P_{LOM}$  = 0dBm,  $f_{BB}$  = 134MHz; LO feedthrough and image rejection is nulled during previous  $EN = high cycles$ ,  $C5 = C6 =$ 10pF; C13 = 0; Extra 680μF capacitors (SANYO 6SEPC680M) from TP1 to ground and TP2 to ground, RF noise filter with 93MHz bandwidth is used. **Note 14:** Thermistor performance is guaranteed by Design.





**AC-terminated with 50Ω to ground, BBPI, BBMI, BBPQ, BBMQ inputs 0.5V<sub>DC</sub>, and 1V<sub>P-P(DIFF)</sub>, baseband input frequencies = 4.5MHz and 5.5MHz for OIP3 and OIP2, or else baseband input frequency = 100kHz, I and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**





**AC-terminated with 50Ω to ground, BBPI, BBMI, BBPQ, BBMQ inputs 0.5V<sub>DC</sub>, and 1V<sub>P-P(DIFF)</sub>, baseband input frequencies = 4.5MHz and 5.5MHz for OIP3 and OIP2, or else baseband input frequency = 100kHz, I and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**



55881 G17



55881 G16

55881 G18

**AC-terminated with 50Ω to ground, BBPI, BBMI, BBPQ, BBMQ inputs 0.5V<sub>DC</sub>, and 1V<sub>P-P(DIFF)</sub>, baseband input frequencies = 4.5MHz and 5.5MHz for OIP3 and OIP2, or else baseband input frequency = 100kHz, I and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**





**AC-terminated with 50Ω to ground, BBPI, BBMI, BBPQ, BBMQ inputs 0.5V<sub>DC</sub>, and 1V<sub>P-P(DIFF)</sub>, baseband input frequencies = 4.5MHz and 5.5MHz for OIP3 and OIP2, or else baseband input frequency = 100kHz, I and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**



**Output IP3 vs RF Frequency for Low**  Side LO Injection ( $f_{BB1} = 140$ MHz,  $f_{BB2} = 141$ MHz,  $P_{LOM} = 0$ dBm)



**Output IP3 vs LINOPT Voltage (fRF1 = 900MHz, fRF2 = 901MHz, PLOM = 0dBm)** 





**Output IP3 vs RF Frequency for Low**  Side LO Injection ( $f_{RR1} = 140$ MHz,  $f_{BB2} = 141$ MHz,  $P_{LOM} = 10$ dBm)



**Output IP3 vs LINOPT Voltage (fRF1 = 1900MHz, fRF2 = 1901MHz, PLOM = 0dBm)** 



**Output IP3 vs LINOPT Voltage (fRF1 = 3499MHz, fRF2 = 3500MHz,**   $P_{LOM} = 0$ dBm)



**Output IP3 vs LINOPT Voltage (fRF1 = 450MHz, fRF2 = 451MHz, PLOM = 0dBm)**



**Output IP3 vs LINOPT Voltage (fRF1 = 2140MHz, fRF2 = 2141MHz, PLOM = 0dBm)** 





**AC-terminated with 50Ω to ground, BBPI, BBMI, BBPQ, BBMQ inputs 0.5V<sub>DC</sub>, and 1V<sub>P-P(DIFF)</sub>, baseband input frequencies = 4.5MHz and 5.5MHz for OIP3 and OIP2, or else baseband input frequency = 100kHz, I and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**



**Output IP3 Distribution at 2140MHz**









**LO Feedthrough Distribution at** 

**2140MHz**

 $\blacksquare$  85°C  $\overline{25}^{\circ}$ C  $-40^{\circ}$ C

0

10

20

30

PERCENTAGE (%)

PERCENTAGE (%)

**Gain Distribution at 2140MHz**



**Image Rejection Distribution at 2140MHz**



#### **Output Noise Floor vs RF Output Power and Differential LO Input Power (** $f_{L0}$  **= 2140MHz)**







LO FEEDTHROUGH (dBm) –44 –42 –43 –41 –40 –39 –38 –37

**Output Noise Floor vs RF Output Power and LOM Port Input Power** 

**(fLO = 2140MHz)**

55881 G41

AC-terminated with 50Ω to ground, BBPI, BBMI, BBPQ, BBMQ inputs 0.5V<sub>DC</sub>, and 1V<sub>P-P(DIFF)</sub>, baseband input frequencies = 4.5MHz **and 5.5MHz for OIP3 and OIP2, or else baseband input frequency = 100kHz, I and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**





LO FREQUENCY (GHz)

55881 G51

LO FREQUENCY (GHz)

55881 G53

**TYPICAL PERFORMANCE CHARACTERISTICS**  $V_{CC} = 3.3V$ , EN = 3.3V, T<sub>A</sub> = 25°C, LOP input **AC-terminated with 50Ω to ground, BBPI, BBMI, BBPQ, BBMQ inputs 0.5V<sub>DC</sub>, and 1V<sub>P-P(DIFF)</sub>, baseband input frequencies = 4.5MHz and 5.5MHz for OIP3 and OIP2, or else baseband input frequency = 100kHz, I and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**



**Image Rejection vs LO Frequency (PLOM = 5dBm)**



**Image Rejection vs LO Frequency (PLOM = 10dBm)**





**AC-terminated with 50Ω to ground, BBPI, BBMI, BBPQ, BBMQ inputs 0.5V<sub>DC</sub>, and 1V<sub>P-P(DIFF)</sub>, baseband input frequencies = 4.5MHz and 5.5MHz for OIP3 and OIP2, or else baseband input frequency = 100kHz, I and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**



RF POWER PER TONE (dBm) 5 55881 G69 –5 0 10



RF POWER PER TONE (dBm)

55881 G68

**AC-terminated with 50Ω to ground, BBPI, BBMI, BBPQ, BBMQ inputs 0.5V<sub>DC</sub>, and 1V<sub>P-P(DIFF)</sub>, baseband input frequencies = 4.5MHz and 5.5MHz for OIP3 and OIP2, or else baseband input frequency = 100kHz, I and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**



**AC-terminated with 50Ω to ground, BBPI, BBMI, BBPQ, BBMQ inputs 0.5V<sub>DC</sub>, and 1V<sub>P-P(DIFF)</sub>, baseband input frequencies = 4.5MHz and 5.5MHz for OIP3 and OIP2, or else baseband input frequency = 100kHz, I and Q 90° shifted, lower sideband selection, LINOPT pin floating, unless otherwise noted. Test circuit is shown in Figure 8.**



### **PIN FUNCTIONS**

**EN (Pin 1):** Enable Input. When the enable pin voltage is higher than 2V, the IC is on. When the input voltage is less than 1V, the IC is off.

**GND (Pins 2, 5, 8, 11, 12, 14, 17, 19, 20, 23, Exposed Pad Pins 25 and 26):** Ground. Pins 2, 5, 8, 11, 20, 23 and exposed pad Pin 25 (group 1) are connected together internally while Pins 12, 14, 17, 19 and exposed pad Pin 26 (group 2) are tied together and serve as the ground return for the RF balun. For best overall performance all ground pins should be connected to RF ground. For best OIP2 performance it is recommended to connect group 1 and group 2 only at second and lower level ground layers of the PCB, not the top layer. A thermistor (temperature variable resistor) of 1.4kΩ at 25°C and  $V_{CC}$  = 3.3V with temperature coefficient of 11Ω/°C is connected between group 1 and group 2.

**LOP (Pin 3):** Positive LO Input. An AC-coupling capacitor (1nF) in series with 50 $\Omega$  to ground provides the best OIP2 performance.

**LOM (Pin 4):** Negative LO Input. An AC-coupled 50Ω LO signal source can be applied to this pin.

**NC (Pins 6, 13, 15):** No Electrical Connection.

**LINOPT (Pin 7):** Linearity Optimization Input. An external voltage can be applied to this pin to optimize the linearity (OIP3) under a specific application condition. Its optimum voltage depends on the LO frequency, temperature, supply voltage, baseband frequency and signal bandwidth. The typical input voltage range is from 2V to 3.7V. The pin can be left floating for good overall linearity performance.

**BBMQ, BBPQ (Pins 9, 10):** Baseband Inputs of the Q Channel. The input impedance of each input is about  $-3kΩ$ . It should be externally biased to a 0.5V common mode level. Do not apply common mode voltage beyond  $0.55V<sub>DC</sub>$ .

**RF (Pin 16):** RF Output. The RF output is a DC-coupled single-ended output with  $50\Omega$  output impedance at RF frequencies. An AC-coupling capacitor of 6.2pF (C7), should be used at this pin for 0.7GHz to 3.5GHz operation.

V<sub>CC1</sub>, V<sub>CC2</sub> (Pins 24, 18): Power Supply. It is recommended to use  $2 \times 1$ nF and  $2 \times 4.7$ µF capacitors for decoupling to ground on these pins.

**BBPI, BBMI (Pins 21, 22):** Baseband Inputs of the I Channel. The input impedance of each input is about  $-3kΩ$ . It should be externally biased to a 0.5V common mode level. Do not apply common mode voltage beyond  $0.55V<sub>DC</sub>$ .

#### **BLOCK DIAGRAM**







The LTC5588-1 consists of I and Q input differential voltage-to-current converters, I and Q upconverting mixers, an RF output balun, an LO quadrature phase generator and LO buffers.

External I and Q baseband signals are applied to the differential baseband input pins, BBPI, BBMI and BBPQ, BBMQ. These voltage signals are converted to currents and translated to RF frequency by means of double-balanced upconverting mixers. The mixer outputs are combined at the inputs of the RF output balun, which also transforms the output impedance to 50 $\Omega$ . The center frequency of the resulting RF signal is equal to the LO signal frequency. The LO input drives a phase shifter which splits the LO signal into in-phase and quadrature signals. These LO signals are then applied to on-chip buffers which drive the upconverting mixers. In most applications, the LOM input is driven by the LO source via a 1nF coupling capacitor, while the LOP input is terminated with  $50\Omega$  to RF ground via a 1nF coupling capacitor. The RF output is single ended and internally 50 $\Omega$  matched across a wide RF frequency range from 700MHz to 5GHz with better than 10dB return loss using  $C7 = 6.8pF$  and  $C8 = 0.2pF$  (S22  $<-10dB$ ). See Figure 8.

For 240MHz operation,  $C7 = 4.7$ nH and  $C8 = 33$ pF is recommended. For 450MHz,  $C7 = 2.7$ nH and  $C8 = 10pF$  is recommended. Note that the frequency of the best match is set lower than the band center frequency to compensate the gain roll-off of the on-chip RF output balun at lower frequency. At 240MHz and 450MHz operations, the image rejection and the large-signal noise performance is better using higher LO drive levels. However, if the drive level causes internal clipping, the LO leakage degrades. Using a balun such as Anaren P/N B0310J50100A00 increases the LO drive level without internal clipping and provides a relatively broadband LO port impedance match.

#### **Baseband Interface**

The baseband inputs (BBPI, BBMI, BBPQ, BBMQ) present a single-ended input impedance of about –3kΩ. Because of the negative input impedance, it is important to keep the source resistance at each baseband input low enough such that the total input impedance remains positive across the baseband frequency. Each of the four baseband inputs has a capacitor of 4pF in series with 14 $\Omega$  connected to ground and a PNP emitter follower in parallel (see Figure 1). The baseband bandwidth depends on the source impedance. For a 25 $\Omega$  source impedance (50 $\Omega$  terminated with 50 $\Omega$ ), the baseband bandwidth (–1dB) is about 430MHz. If a 2.7nH series inductor is inserted at each of the four baseband inputs, the –1dB baseband bandwidth can be increased to about 650MHz.



**Figure 1. Simplified Circuit Schematic of the LTC5588-1 (Only I Channel is Shown)**

It is recommended to compensate the baseband input impedance in the baseband lowpass filter design in order to achieve best gain flatness vs baseband frequency. The S-parameters for (each of) the baseband inputs is given in Table 1.





The circuit is optimized for a common mode voltage of 0.5V which should be externally applied. The baseband pins should not be left floating to cause the internal PNP's base current to pull the common mode voltage higher than the 0.55V limit, generating excessive current flow. If it occurs for an extended period, damage to the IC may result. In shutdown mode it is recommended to terminate to ground or to a 0.5V source with a value lower than 200 $Ω$ . The PNP's base current is about  $-136$ μA ranging from –250μA to –50μA.

It is recommended to drive the baseband inputs differentially to reduce even-order distortion products. When a DAC is used as the signal source, a reconstruction filter should be placed between the DAC output and the LTC5588-1 baseband inputs to avoid aliasing.

Figure 2 shows a typical baseband interface for zero-IF repeater application. A 5th-order lowpass ladder filter is used with –0.3dB cut-off of 60MHz. C1A, C1B, C3A and C3B are configured in a single-ended fashion in order to suppress common mode noise. L3A and L3B (0402 size) are used to compensate for passband droop due to the finite quality factor of the inductors L1A, L1B, L2A and L2B (0603 size). R3A and R3B improves the out-of-band noise performance.  $R3A = R3B = 0\Omega$  (L3A and L3B omitted) provides best out-of-band noise performance but no passband droop compensation. In that case, L1A, L1B, L2A and L2B may have to be increased in size (higher quality factor) to limit passband droop.







At each baseband pin, a 0.146V to 0.854V swing is developed corresponding to a DAC output current of 0mA to 20mA. A 3dB lower gain can be achieved using  $R1A =$ R1B = 49.9Ω; R2A = R2B = Open; R2C = 100Ω; R3A =  $R3B = 51\Omega$ ; L1A = L1B = L2A = L2B = 180nH; C1A = C1B  $=$  C3A  $=$  C3B  $=$  68pF; C2  $=$  56pF.

#### **LO Section**

The internal LO chain consists of a quadrature phase shifter followed by LO buffers. The LOM input can be driven single ended with  $50\Omega$  input impedance, while the LOP input should be terminated with  $50\Omega$  through a DC blocking capacitor.

The LOP and LOM inputs can also be driven differentially when an exceptionally low large-signal output noise floor is required.

A simplified circuit schematic for the LOP and LOM inputs is given in Figure 3. Table 2 lists LOM port input impedance vs frequency at  $EN = High$  and  $P_{LOM} = 0$ dBm. For EN = Low and  $P_{LOM}$  = 0dBm the input impedance is given in Table 3. The LOM port input impedance is shown for EN = High and Low at P<sub>LOM</sub> = 10dBm in Table 4 and Table 5, respectively. The circuit schematic of the demo board is shown in Figure 8. A 50 $\Omega$  termination can be connected to the LOP port (J1).

The LOM port (J2) can also be terminated with a  $50\Omega$ while the LO power is applied to the LOP (J1) port. In that case, the image rejection may be degraded. At 2.14GHz, the large-signal noise figure is about 2dB better for dif-



**Figure 3: Simplified Circuit Schematic for the LOP and LOM inputs**

ferential LO drive (using BD1631J50100A00) with a LO power below 10dBm. The balun (U2) can be installed by removing C5 and C6 (see Figure 8). Using Anaren P/N B0310J50100A00 improves image, LO leakage and large-signal noise performance at 240MHz and 450MHz. For this particular balun, an external blocking capacitor is required.

Figure 4 shows the return loss vs RF frequency for the 240MHz and 450MHz frequency bands. Figure 5 shows the corresponding gain vs RF frequency where the gain curve peaks at a higher frequency compared to the frequency with best match. Note that the overall bandwidth degrades tuning the matching frequency lower. A similar technique can be used for 700MHz and 900MHz if gain flatness is important.

**Table 2. LOM Port Input Impedance vs Frequency for EN = High**  and  $P_{LOM}$  = 0dBm (LOP Terminated with 50 $\Omega$  AC to Ground)

<b>FREQUENCY</b> (GHz)	<b>LOM INPUT</b> <b>IMPEDANCE</b>	<b>REFLECTION COEFFICIENT</b>		
		MAG	<b>ANGLE</b>	
0.2	$98 - j65$	0.499	$-29.8$	
0.25	$87 - j58$	0.462	$-34.3$	
0.3	$79 - 151$	0.421	$-38.8$	
0.4	69-j40	0.354	$-45.8$	
0.5	$63 - j32$	0.296	$-52.4$	
0.6	$59 - j27$	0.256	$-58.4$	
0.7	$55 - 124$	0.225	$-64.9$	
0.8	$52 - j21$	0.203	$-72.5$	
0.9	$50-j19$	0.188	$-79.6$	
1.0	$48 - j18$	0.18	$-86.9$	
1.2	$44 - 16$	0.178	$-101$	
1.4	$41 - j15$	0.185	$-111$	
1.6	$39 - j14$	0.194	$-118$	
1.8	$38 - j13$	0.2	$-123$	
2.0	$37 - j12$	0.199	$-128$	
2.5	$36 - j7.8$	0.189	$-146$	
3.0	$32 - j2.4$	0.225	$-171$	
3.5	$28 + j1.0$	0.288	176	
4.0	$25 + j2.4$	0.35	173	
4.5	$23 + j4.1$	0.372	168	
5.0	$21 + j6.2$	0.417	162	
5.5	$19+17.9$	0.472	159	
6.0	$17 + j8.7$	0.519	157	



#### **Table 3. LOM Port Input Impedance vs Frequency for EN = Low and PLOM = 0dBm (LOP Terminated with 50Ω AC to Ground)**















**Figure 4. RF and LO Port Return Loss vs Frequency for Low Band Match (See Figure 8)**



**Figure 5. Low Band Voltage Gain vs RF Frequency Using Figure 4 Matching**

The third harmonic content of the LO can degrade image rejection severely, it is recommended to keep the 3rd-order harmonic of the LO signal lower than the desirable image rejection minus 6dB. Although the second harmonic content of the LO is less sensitive, it can still be significant. The large-signal noise figure can be improved with higher LO input power. However, if the LO input power is too large to cause the internal LO signal clipping in the phase-shifter section, the image rejection can be degraded rapidly. This clipping point depends on the supply voltage, LO frequency, temperature and single ended vs differential LO drive. At  $f_{\text{LO}} = 2140 \text{MHz}$ ,  $V_{\text{CC}} = 3.3 \text{V}$ , T = 25°C and singleended LO drive, this clipping point is at about 16.7dBm. For 3.15V it lowers to 16.1dBm. For differential drive it is about 21.6dBm.

The differential LO port input impedance for  $EN = High$ and  $P_{LO}$  = 10dBm is given in Table 6.



**Table 6: Differential LO Input Impedance vs Frequency for EN = High and PLO = 10dBm**





#### **Table 7: Differential LO Input Impedance vs Frequency for EN = Low and PLO = 10dBm**



#### **RF Section**

After upconversion, the RF outputs of the I and Q mixers are combined. An on-chip balun performs internal differential to single-ended conversion, while transforming the output signal to  $50\Omega$  as shown in Figure 1.

Table 8 shows the RF port output impedance vs frequency for  $EN = High$ .



#### **Table 8. RF Output Impedance vs Frequency for EN = High**

The RF port output impedance for  $EN = Low$  is given in Table 9.





#### **Linearity Optimization**

The LINOPT pin (Pin 7) can be used to optimize the linearity of the RF circuitry. Figure 6 shows the simplified schematic of the LINOPT pin interface. The nominal DC bias voltage of the LINOPT pin is 2.56V and the typical voltage window to drive the LINOPT pin for optimum linearity is 2V to 3.7V. Since its input impedance for  $EN =$ High is about 150 $\Omega$ , an external buffer may be required to output a current in the range of –2mA to 8mA. The LINOPT voltage for optimum linearity is a function of LO frequency, temperature, supply voltage, baseband frequency, high side or low side LO injection, process, signal bandwidth and RF output level.

For zero-IF systems the spectral regrowth is typically limited by the OIP2 performance. In that case, optimizing the LINOPT pin voltage may not improve the spectral regrowth. The spectral regrowth for systems with an IF (for example 140MHz) will be set by the OIP3 performance and optimizing LINOPT voltage can improve the spectral regrowth significantly (see Figure 13).

#### **Enable Interface**

Figure 7 shows a simplified schematic of the EN pin interface. The voltage necessary to turn on the LTC5588-1 is 2V. To disable (shut down) the chip, the enable voltage must be below 1V. If the EN pin is not connected, the chip is enabled. This  $EN = High condition$  is assured by the 100k on-chip pull-up resistor.







**Figure 7. EN Pin Interface**



#### **Evaluation Board**

Figure 8 shows the evaluation board schematic. A good ground connection is required for the exposed pad. If this is not done properly, the RF performance will degrade. Additionally, the exposed pad provides heat sinking for the part and minimizes the possibility of the chip overheating. Resistors R1 and R2 reduce the charging current in capacitors C1 and C2 (see Figure 8) and will reduce supply ringing during a fast power supply ramp-up with inductive wiring connecting  $V_{CC}$  and GND. For EN = High, the voltage drop over R1 and R2 is about 0.15V. The supply voltages applied directly to the chip can be monitored by measuring at the test points TP1 and TP2. If a power supply is used that ramps up slower than 7V/us and limits the overshoot on the supply below 3.8V, R1 and R2 can be omitted. To facilitate turn-on and turn-off time measurements, the microstrip between J5 and J7 can be used connecting J5 to a pulse generator, J7 to an oscilloscope with 50 $\Omega$  input impedance, removing R5 and inserting a 0Ω resistor for R3.



**Figure 8. Evaluation Circuit Schematic**



Figures 9 and 10 show the component side and the bottom side of the evaluation board. An enlarged view of the component side around the IC placement shows all pins related to GND (group 1) and all pins related to GNDRF (group 2) are not connected via the top layer of the component side in Figure 11. It is possible to use the part without a split-paddle PCB island, but this may degrade OIP2 by a few dB at some frequencies and reduce LO leakage slightly.

Due to self heating, the board temperature on the bottom side underneath the exposed die paddle for  $EN = high$ and  $V_{CC}$  = 3.3V is -29.5°C at -40°C, 37.8°C at 25°C and 98.1°C at 85°C ambient temperatures.

The on-chip temperature can be obtained using the built-in thermistor. The on-chip thermistor is internally connected between GNDRF and GND, requiring AC grounding Pins 12, 14, 17, 19 and the exposed pad pin 26. The thermistor is 1.4kΩ at 25°C and  $V_{CC}$  = 3.3V, and has a temperature coefficient of 11 $\Omega$ /°C. Switching from EN = Low to EN = High causes a 1.5mV DC voltage increase on the (AC grounded) GNDRF due to the internal IR drop.



**Figure 9. Component Side of Evaluation Board**



**Figure 10. Bottom Side of Evaluation Board**



**Figure 11. Enlarged View of the Component Side of the Evaluation Board**



The LTC5588-1 is recommended for basestation applications using various modulation formats. Figure 14 shows a typical application. The LTC2630 can be used to drive the LINOPT pin via a SPI interface. At 3.3V supply, the maximum LINOPT voltage is about 3.125V. Using an extra buffer like the LTC6246 in unity-gain configuration can increase the maximum LINOPT voltage to about 3.17V. An LTC2630 with a 5V supply can drive the full 2V to 3.7V range for the LINOPT pin.

Figure 12 shows the ACPR, AltCPR and ACPR, AltCPR with Optimized LINOPT voltage vs RF Output Power at 2.14GHz for W-CDMA 1, 2 and 4 Carriers. A 4-Carriers W-CDMA spectrum is shown in Figure 13 with and without LINOPT voltage optimization.







**Figure 13. 4-Carrier W-CDMA Spectrum with and without LINOPT Voltage Optimization**



#### **PACKAGE DESCRIPTION**



**PF Package Variation: PF24MA**

- 
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
- MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE, IF PRESENT
- 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
- ON THE TOP AND BOTTOM OF PACKAGE





## **REVISION HISTORY**



