

**ANALOG**<br>DEVICES

- <sup>n</sup> **Complete Dual-Battery Charger/Selector System**
- Serial SPI Interface Allows External µC Control and **Monitoring**

OWER BY

- <sup>n</sup> **Simultaneous Dual-Battery Discharge Extends Run Time by Typically 10%**
- Simultaneous Dual-Battery Charging Reduces **Charging Time by Up to 50%**
- <sup>n</sup> **Automatic PowerPath™ Switching in <10µs Prevents Power Interruption**
- Circuit Breaker Protects Against Overcurrent Faults
- 5% Accurate Adapter Current Limit Maximizes Charging Rate
- 95% Efficient Synchronous Buck Charger
- Charger Has Low 0.5V Dropout Voltage
- $\blacksquare$  No Audible Noise Generation, Even with Ceramic **Capacitors**
- 11-Bit VDAC Delivers 0.8% Voltage Accuracy
- 10-Bit IDAC Delivers 5% Current Accuracy
- $\blacksquare$  V<sub>IN</sub> Up to 32V; V<sub>BATT</sub> Up to 28V
- Available in 5mm  $\times$  7mm 38-Pin QFN and 36-Pin Narrow SSOP Packages

### **APPLICATIONS**

- Portable Computers
- Portable Instruments

### TYPICAL APPLICATION



# Dual Battery Charger/ Selector with SPI Interface

### FEATURES DESCRIPTION

The [LTC®1960](https://www.analog.com/LTC1960?doc=LTC1960.pdf) is a highly integrated battery charger and selector intended for portable products using dual smart batteries. A serial SPI interface allows an external microcontroller to control and monitor status of both batteries.

A proprietary PowerPath architecture supports simultaneous charging or discharging of both batteries. Typical battery run times are extended by 10%, while charging times are reduced by up to 50%. The LTC1960 automatically switches between power sources in less than 10µs to prevent power interruption upon battery or wall adapter removal.

The synchronous buck battery charger delivers 95% efficiency with only 0.5V dropout voltage, and prevents audible noise in all operating modes. Patented input current limiting with 5% accuracy charges batteries in the shortest possible time without overloading the wall adapter.

The LTC1960's 5mm  $\times$  7mm 38-pin QFN and 36-pin narrow SSOP packages allow implementation of a complete SBS-compliant dual battery system while consuming minimum PCB area.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. patents, including 5481178, 5723970, 6304066, 6580258.

#### **Dual vs Sequential Charging**



1

# <span id="page-1-0"></span>ABSOLUTE MAXIMUM RATINGS **(Note 1)**





# PIN CONFIGURATION



# ORDER INFORMATION



Contact the factory for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. [Tape and reel specifications](https://www.analog.com/media/en/package-pcb-resources/package/tape-reel-rev-n.pdf). Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

### **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating

temperature range (Note 7), otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>DCIN</sub> = 20V, V<sub>BAT1</sub> = 12V, V<sub>BAT2</sub> = 12V, unless otherwise noted.



### **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating

temperature range (Note 7), otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>DCIN</sub> = 20V, V<sub>BAT1</sub> = 12V, V<sub>BAT2</sub> = 12V, unless otherwise noted.



Rev. C

### **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating

temperature range (Note 7), otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>DCIN</sub> = 20V, V<sub>BAT1</sub> = 12V, V<sub>BAT2</sub> = 12V, unless otherwise noted.



**Note 1:** Stresses beyond those listed under [Absolute Maximum Ratings](#page-1-0)  may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2.** Battery voltage must be adequate to drive gates of PowerPath P-channel FET switches. This does not affect charging voltage of the battery, which can be zero volts.

**Note 3.** See [Test Circuit](#page-10-0).

**Note 4**. DCIN, BAT1, BAT2 are held at 12V and GDCI, GB1I, GB2I are forced to 10.5V. SCP is set at 12.0V to measure source current at GDCI, GB1I and GB2I. SCP is set at 11.9V to measure sink current at GDCI, GB1I and GB2I.

**Note 5.** Extrapolated from testing with  $C_1 = 50pF$ .

**Note 6.** VDAC offset is equal to the reference voltage, since

 $V_{OUT} = V_{REF}(16mV \cdot VDAC_{(VALUE)}/2047 + 1)$ 

**Note 7.** The LTC1960C is guaranteed to meet specified performance from 0°C to 70°C and is designed, characterized and expected to meet specified performance at –40°C and 85°C, but is not tested at these extended temperature limits.

**Note 8.** Does not apply to low current mode. Refer to "The Current DAC Block" in the [Operation](#page-11-0) section.

# TYPICAL PERFORMANCE CHARACTERISTICS



6

### TYPICAL PERFORMANCE CHARACTERISTICS





1960 G13 LOAD CURRENT = 3A



LOAD: 33W

1960 G14

7

#### <span id="page-7-0"></span>PIN FUNCTIONS **(G/UHF)**

#### **Input Power Related**

**SCN (Pin 4/Pin 30):** PowerPath Current Sensing Negative Input. This pin should be connected directly to the "bottom" (output side) of the sense resistor,  $R_{SC}$ , in series with the three PowerPath switch pairs, for detecting short-circuit current events. Also powers LTC1960 internal circuitry when all other sources are absent.

**SCP (Pin 5/Pin 31):** PowerPath Current Sensing Positive Input. This pin should be connected directly to the "top" (switch side) of the sense resistor,  $R_{SC}$ , in series with the three PowerPath switch pairs, for detecting short-circuit current events.

**GDCO (Pin 6/Pin 32):** DCIN Output Switch Gate Drive. Together with GDCI, this pin drives the gate of the P-channel switch in series with the DCIN input switch.

**GDCI (Pin 7/Pin 33):** DCIN Input Switch Gate Drive. Together with GDCO, this pin drives the gate of the P-channel switch connected to the DCIN input.

**GB1O (Pin 8/Pin 34):** BAT1 Output Switch Gate Drive. Together with GB1I, this pin drives the gate of the P-channel switch in series with the BAT1 input switch.

**GB1I (Pin 9/Pin 35):** BAT1 Input Switch Gate Drive. Together with GB1O, this pin drives the gate of the P-channel switch connected to the BAT1 input.

**GB2O (Pin 10/Pin 36):** BAT2 Output Switch Gate Drive. Together with GB2I, this pin drives the gate of the P-channel switch in series with the BAT2 input switch.

**GB2I (Pin 11/Pin 37):** BAT2 Input Switch Gate Drive. Together with GB2O, this pin drives the gate of the P-channel switch connected to the BAT2 input.

**CLP (Pin 24/Pin 13):** The Positive Input to the Supply Current Limiting Amplifier CL1. The threshold is set at 100mV above the voltage at the DCIN pin. When used to limit supply current, a filter is needed to filter out the switching noise.

#### **Battery Charging Related**

**V<sub>SFT</sub>** (Pin 13/Pin 1): The Tap Point of a Programmable Resistor Divider Which Provides Battery Voltage Feedback to the Charger. A capacitor from CSN to  $V_{\text{SFT}}$  and from  $V_{\rm SFT}$  to GND provide necessary compensation and filtering for the voltage loop.

**I<sub>TH</sub>** (Pin 14/Pin 2): The Control Signal of the Inner Loop of the Current Mode PWM. Higher  $I<sub>TH</sub>$  voltage corresponds to higher charging current in normal operation. A capacitor of at least 0.1µF to GND filters out PWM ripple. Typical full-scale output current is 30µA. Nominal voltage range for this pin is 0V to 2.4V.

 $I_{\text{SFT}}$  (Pin 15/Pin 3): A capacitor from  $I_{\text{SFT}}$  to ground is required to filter higher frequency components from the delta-sigma IDAC.

**CSN (Pin 22/Pin 11):** Current Amplifier CA1 Input. Connect this to the common output of the charger MUX switches.

**CSP (Pin 23/Pin 12):** Current Amplifier CA1 Input. This pin and the CSN pin measure the voltage across the sense resistor,  $R_{SNS}$ , to provide the instantaneous current signals required for both peak and average current mode operation.

**COMP1 (Pin 25/Pin 14):** The Compensation Node for the Amplifier CL1. A capacitor is required from this pin to GND if input current amplifier CL1 is used. At input adapter current limit, this node rises to 1V. By forcing COMP1 low, amplifier CL1 will be defeated (no adapter current limit). COMP1 can source 10µA.

**BGATE (Pin 27/Pin 16):** Drives the bottom external MOSFET of the battery charger buck converter.

**SW (Pin 30/Pin 19):** PWM switch node connected to source of the top external MOSFET switch. Used as reference for top gate driver.

**BOOST (Pin 31/Pin 20):** Supply to Topside Floating Driver. The bootstrap capacitor is returned to this pin. Voltage swing at this pin is from a diode drop below  $V_{CC}$  to (DCIN  $+$  V<sub>CC</sub>).

### **PIN FUNCTIONS** (G/UHF)

**TGATE (Pin 32/Pin 21):** Drives the top external MOSFET of the battery charger buck converter.

**SCH1 (Pin 33/Pin 22), SCH2 (Pin 36/Pin 25):** Charger MUX N-Channel Switch Source Returns. These two pins are connected to the sources of the back-to-back switch pairs, Q3/Q4 and Q9/Q10 (see [Typical Application](#page--1-0) on back page of data sheet), respectively. A small pull-down current source returns these nodes to 0V when the switches are turned off.

**GCH1 (Pin 34/Pin 23), GCH2 (Pin 35/Pin 24):** Charger MUX N-Channel Switch Gate Drives. These two pins drive the gates of the back-to-back switch pairs, Q3/Q4 and Q9/ Q10, between the charger output and the two batteries.

#### **External Power Supply Pins**

**V<sub>PLUS</sub> (Pin 1/Pin 27):** Supply. The V<sub>PLUS</sub> pin is connected via four internal diodes to the DCIN, SCN, BAT1, and BAT2 pins. Bypass this pin with a 1µF to 2µF capacitor.

**BAT1 (Pin 3/Pin 29), BAT2 (Pin 2/Pin 28):** These two pins are the inputs from the two batteries for power to the LTC1960 and to provide voltage feedback to the battery charger.

**LOPWR (Pin 12/Pin 38):** LOPWR Comparator Input from SCN External Resistor Divider to GND. If the voltage at LOPWR is lower than the LOPWR comparator threshold, then system power has failed and power is autonomously switched to a higher voltage source, if available. See PowerPath section of LTC1960 operation.

**DCDIV (Pin 17/Pin 5):** External DC Source Comparator Input from DCIN External Resistor Divider to GND. If the voltage at DCDIV is above the DCDIV comparator threshold, then the DC bit is set and the wall adapter power is considered to be adequate to charge the batteries. If DCDIV rises more than 1.8V above  $V_{CC}$ , then all of the PowerPath switches are latched off until all power is removed.

A capacitor from DCDIV to GND is recommended to prevent noise-induced false emergency turn-off conditions from being detected. Refer to "Fast PowerPath Turn-Off" in the [Operation](#page-11-0) section and the [Typical Application](#page--1-0) on the back page of this data sheet.

**DCIN (Pin 29/Pin 18):** Supply. External DC power source. A 1µF bypass capacitor should be connected to this pin as close as possible. No series resistance is allowed, since the adapter current limit comparator input is also this pin.

#### **Internal Power Supply Pins**

**GND (Pin 16/Pin 4, Pin 10, Pin 26, Pin 39):** Ground for Low Power Circuitry.

**PGND (Pin 26/Pin 15):** High Current Ground Return for BGATE Driver.

V<sub>CC</sub> (Pin 28/Pin 17): Internal Regulator Output. Bypass this output with at least a 2µF to 4.7µF capacitor. Do not use this regulator output to supply more than 1mA to external circuitry.

#### **Digital Interface Pins**

**SSB (Pin 18/Pin 6):** SPI Slave Select Input. Active low. TTL levels. This signal is low when clocking data to/from the LTC1960.

**SCK (Pin 19/Pin 7):** Serial SPI Clock. TTL levels.

**MISO (Pin 20/Pin 8):** SPI Master-In-Slave-Out Output, Open Drain. Serial data is transmitted from the LTC1960, when SSB is low, on the falling edge of SCK. TTL levels. A 4.7k pull-up resistor is recommended.

**MOSI (Pin 21/Pin 9):** SPI Master-Out-Slave-In Input. Serial data is transmitted to the LTC1960, when SSB is low, on the rising edge of SCK. TTL levels.

**GND (Exposed Pad Pin 39, UHF Package Only):** Ground. Must be soldered to the PCB ground for rated thermal performance.

### <span id="page-9-0"></span>BLOCK DIAGRAM **(LTC1960CG Pin Numbers Shown)**



### <span id="page-10-0"></span>**TEST CIRCUIT**



# <span id="page-10-1"></span>TIMING DIAGRAM

#### **SPI Timing Diagram**



11

### <span id="page-11-0"></span>OPERATION **(Refer to [Block Diagram](#page-9-0) and [Typical Application](#page--1-0))**

#### **OVERVIEW**

The LTC1960 is composed of a battery charger controller, charge MUX controller, PowerPath controller, SPI interface, a 10-bit current DAC (IDAC) and 11-bit voltage DAC (VDAC). When coupled with a low cost microprocessor, it forms a complete battery charger/selector system for two batteries. The battery charger is programmed for voltage and current, and the charging battery is selected via the SPI interface. Charging can be accomplished only if the voltage at DCDIV indicates that sufficient voltage is available from the input power source, usually an AC adapter. The charge MUX, which selects the battery to be charged, is capable of charging both batteries simultaneously by selecting both batteries for charging. The charge MUX switch drivers are configured to allow charger current to share between the two batteries and to prevent current from flowing in a reverse direction in the switch. The amount of current that each battery receives will depend upon the relative capacity of each battery and the battery voltage. This can result in significantly shorter charging times (up to 50% for Li-Ion batteries) than sequential charging of each battery. In order to continue charging, the CHARGE\_BAT information must be updated more frequently than the internal watchdog timer.

The PowerPath controller selects which of the pairs of PFET switches, input and output, will provide power to the system load. The selection is accomplished over the SPI interface. If the system voltage drops below the threshold set by the LOPWR resistor divider, then all of the output side PFETs are turned on quickly and power is taken from the highest voltage source available at the DCIN, BAT1 or BAT2 inputs. The input side PFETs act as diodes in this mode and power is taken from the source with the highest voltage. The input side PowerPath switch driver that is delivering power then closes its input switch to reduce the power dissipation in the PFET bulk diode. In effect, this system provides diode -like behavior from the FET switches, without the attendant high power dissipation from diodes. The microprocessor is informed of this 3-diode mode status when it polls the PowerPath status register via the SPI interface. The microprocessor can then assess which power source is capable of providing power, and program the PowerPath switches accordingly. Since high speed PowerPath switching at LOPWR trip points is handled autonomously, there is no need for real-time microprocessor resources to accomplish this task.

Simultaneous discharge of both batteries is accomplished by simply programming both batteries for discharge into the system load. The switch drivers prevent reverse current flow in the switches and automatically discharge both batteries into the load, sharing current according to the relative capacity of the batteries. Simultaneous dual discharge can increase battery operating time by approximately 10% by reducing losses in the switches and reducing internal losses associated with high discharge rates.

#### **SPI Interface**

The SPI interface is used to write to the internal PowerPath registers, the charger control registers, the current DAC, and the voltage DAC. The SPI is also able to read internal status registers. There are two types of SPI write commands. The first write command is a 1-byte command used to load PowerPath and charger control bits. The second write command is a 2-byte command used to load the DACs. The SPI read command is a 2-byte command. In order to ensure the integrity of the SPI communication, the last bit received by the SPI is echoed back over the MISO output after the next falling SCK. The data format is set up so that the master has the option of aborting a write if the returned MISO bit is not as expected.

1-Byte SPI Write Format:



Subsequent SPI communication is inhibited until after the addressed DAC is finished loading. It is recommended that the master transmit 0X01 bytes until MISO goes low. This handshaking procedure is illustrated in [Figure 1.](#page-12-0)



<span id="page-12-0"></span>

13

# [LTC1960](https://www.analog.com/LTC1960?doc=LTC1960.pdf)

# **OPERATION**

2-Byte SPI Read Format:



**Note:** All other values of A[2:0] are reserved and must not be used.

A status read is illustrated in [Figure 2.](#page-13-0)



<span id="page-13-0"></span>**Figure 2. SPI Read of FA = 0, LP = 0, DC = 1, PF = 0, and CH = 1**

#### **Battery Charger Controller**

The LTC1960 charger controller uses a constant off-time, current mode step-down architecture. During normal operation, the top MOSFET is turned on each cycle when the oscillator sets the SR latch and turned off when the main current comparator ICMP resets the SR latch. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current reverses, as indicated by current comparator IREV, or the beginning of the next cycle. The oscillator uses the equation:

$$
t_{OFF} = \frac{1}{f_{OSC}} \cdot \frac{(V_{DCIN} - V_{CSN})}{V_{DCIN}}
$$

to set the bottom MOSFET on time. The peak inductor current at which ICMP resets the SR latch is controlled by the voltage on  $I_{TH}$ .  $I_{TH}$  is in turn controlled by several loops, depending upon the situation at hand. The average current control loop converts the voltage between CSP and CSN to a representative current. Error amp CA2 compares this current against the desired current requested by the **IDAC** at the  $I_{\text{SFT}}$  pin and adjusts  $I_{\text{TH}}$  until the IDAC value is satisfied. The BAT1/BAT2 MUX provides the selected battery voltage at CHGMON, which is divided down to the  $V_{\rm SFT}$  pin by the VDAC resistor divider and is used by error amp EA to decrease  $I<sub>TH</sub>$  if the  $V<sub>SET</sub>$  voltage is above the 0.8V reference. The amplifier CL1 monitors and limits the input current, normally from the AC adapter, to a preset level  $(100mV/R<sub>Cl</sub>)$ . At input current limit, CL1 will decrease the  $I<sub>TH</sub>$  voltage and thus reduce battery charging current.

An overvoltage comparator, 0V, guards against transient overshoots (>7%). In this case, the top MOSFET is turned off until the overvoltage condition is cleared. This feature is useful for batteries which "load dump" themselves by opening their protection switch to perform functions such as calibration or pulse mode charging.

Charging is inhibited for battery voltages below the minimum charging threshold,  $V_{CHMIN}$ . Charging is not inhibited when the low current mode of the IDAC is selected.

The top MOSFET driver is powered from a floating bootstrap capacitor  $C_B$ . This capacitor is normally recharged from  $V_{CC}$  through an external diode when the top MOSFET is turned off. A 2 $\mu$ F to 4.7 $\mu$ F capacitor across V<sub>CC</sub> to GND is required to provide a low dynamic impedance to charge the boost capacitor. It is also required for stability and power-on reset purposes.

As  $V_{IN}$  decreases towards the selected battery voltage, the converter will attempt to turn on the top MOSFET continuously ("dropout''). A dropout timer detects this condition and forces the top MOSFET to turn off, and the bottom MOSFET on, for about 200ns at 40µs intervals to recharge the bootstrap capacitor.

#### **Charge MUX Switches**

The equivalent circuit of a charge MUX switch driver is shown in [Figure 3](#page-14-0). If the charger controller is not enabled, the charge MUX drivers will drive the gate and source of the series-connected MOSFETs to a low voltage and the switch is off. When the charger controller is on, the charge MUX driver will keep the MOSFETs off until the voltage at CSN rises at least 35mV above the battery voltage. GCH1 is then driven with an error amplifier EAC until the voltage between BAT1 and CSN satisfies the error amplifier or until GCH1 is clamped by the internal Zener diode. The time required to close the switch could be quite long (many ms) due to the small currents output by the error amp and depending upon the size of the MOSFET switch.

If the voltage at CSN decreases below  $V_{BAT1} - 20$ mV, a comparator CC quickly turns off the MOSFETs to prevent reverse current from flowing in the switches. In essence, this system performs as a low forward voltage diode. Operation is identical for BAT2.



<span id="page-14-0"></span>**Figure 3. Charge MUX Switch Driver Equivalent Circuit**

Rev. C

#### **Dual Charging**

Note that the charge MUX switch drivers will operate together to allow both batteries to be charged simultaneously. If both charge MUX switch drivers are enabled, only the battery with the lowest voltage will be charged until its voltage rises to equal the higher voltage battery. The charge current will then share between the batteries according to the capacity of each battery.

If both batteries are selected for charging, only batteries with voltages above  $V_{CHMIN}$  are allowed to charge. Dual charging is not allowed when the low current mode of the IDAC is selected. If dual charging is enabled when the IDAC enters low current mode, then only BAT1 will be charged.

#### **Charger Start-Up**

When the charger controller is enabled by the SPI Interface block, the charger output CSN will ramp from 0V until it exceeds the selected battery voltage. The clamp error amp is used to prevent the charger output from exceeding the selected battery voltage by more than 0.7V during the start-up transient while the charge MUX switches, have yet to close. Once the charge MUX switches have closed, the clamp releases  $I_{TH}$  to allow control by another loop.

#### **PowerPath Controller**

The PowerPath switches are turned on and off via the SPI interface, in any combination. The external P-MOSFETs are usually connected as an input switch and an output switch. The output switch PFET is connected in series with the input PFET and the positive side of the short-circuit sensing resistor,  $R_{SC}$ . The input switch is connected in series between the power source and the output PFET. The PowerPath switch driver equivalent circuit is shown in [Figure 4](#page-15-0). The output PFET is driven high and low by the output side driver controlling pin GXXO, the PFET is either on or off. The gate of the input PFET is driven by an error amplifier which monitors the voltage between the input power source (BAT1 in this case) and SCP. If the switch is turned off, the two outputs are driven to the higher of the two voltages present across the input/output terminals of the switch. When the switch is instructed to turn on, the output side driver immediately drives the gate of the output PFET approximately 6V below the highest of the

voltages present at the input/output. When the output PFET turns on, the voltage at SCP will be pulled up to a diode drop below the source voltage by the bulk diode of the input PFET. If the source voltage is more than 25mV above SCP, EAP will drive the gate of the input PFET low until the input PFET turns on and reduces the voltage across the input/output to the EAP set point, or until the Zener clamp engages to limit the voltage applied to the input PFET. If the source voltage drops more than 20mV below SCP, then comparator CP turns on SWP to quickly prevent large reverse current in the switch. This operation mimics a diode with a low forward voltage drop.



<span id="page-15-0"></span>

#### **Autonomous PowerPath Switching**

Rev. C The LOPWR comparator monitors the voltage at the load through the resistor divider from pin SCN. If any POWER\_BY bit is set and the LOPWR comparator trips, then all of the switches are turned on (3-diode mode) by the PowerPath controller to ensure that the system is powered from the source with the highest voltage. The PowerPath controller waits approximately 1 second, to allow power to stabilize, and then reverts to the previous PowerPath switch configuration. A power-fail counter is incremented to indicate that a failure has occurred. If the power-fail counter equals a value of 3, then the PowerPath controller sets the switches to 3-diode mode and the PF

bit is set in the status register. This is a three-strikes-andyou're-out process which is intended to debounce the PowerPath PF indicator. The power-fail counter is reset by a PowerPath SPI write.

#### **Short-Circuit Protection**

Short-circuit protection operates in both a current mode and a voltage mode. If the voltage between SCP and SCN exceeds the short-circuit comparator threshold  $V_{\text{TSC}}$  for more than 15ms, then all of the PowerPath switches are turned off and the FAULT bit (FA) is set. Similarly, if the voltage at SCN falls below 3V for more than 15ms, then all of the PowerPath switches are turned off and the FA bit is set. The FA bit is reset by removing all power sources and allowing the voltage at  $V_{PI|US}$  to fall below the UVLO threshold. If the FA bit is set, charging is disabled until  $V_{PIIIS}$  exceeds the UVLO threshold and charging is requested via the SPI interface.

When a hard short-circuit occurs, it might pull all of the power sources down to near 0V potentials. The capacitors on  $V_{CC}$  and  $V_{PI\,US}$  must be large enough to keep the circuit operating correctly during the 15ms short-circuit event. The charger will stop within a few microseconds leaving a small current which must be provided by the capacitor on  $V_{PI~US}$ . The recommended minimum values (1µF on  $V_{PI~IIS}$  and 2µF on  $V_{CC}$ , including tolerances) should keep the LTC1960 operating above the UVLO trip voltage long enough to perform the short-circuit function when the input voltages are greater than 8V. Increasing the capacitor across  $V_{CC}$  to 4.7 $\mu$ F will allow operation down to the recommended 6V minimum.

#### **Fast PowerPath Turn-Off**

All of the PowerPath switches can be forced off by setting the DCDIV pin to a voltage between 8V and 10V. This will have the same effect as a short-circuit event. The PF status bit will also be set. DCDIV must be less than 5V and  $V_{PIIIS}$  must decrease below the UVLO threshold to re-enable the PowerPath switches.

#### **Power-Up Strategy**

All three PowerPath switches are turned on after  $V_{PI~IJS}$ exceeds the UVLO threshold for more than 250ms. This delay is to prevent oscillation from a turn-on transient near the UVLO threshold.

#### **The Voltage DAC Block**

The voltage DAC (VDAC) is a delta-sigma modulator which controls the effective value of an internal resistor,  $R_{VSFT}$  = 7.2k, used to program the maximum charger voltage. [Figure 5](#page-16-0) is a simplified diagram of the VDAC operation. The charger monitor MUX is connected to the appropriate battery indicated by the CHARGE\_BATx bit. The delta-sigma modulator and switch SWV convert the VDAC value, received via SPI communication, to a variable resistance equal to  $(11/8)R_{VSET}/(VDAC_{(VAL UFI})/2047)$ . In regulation,  $V_{\text{SFT}}$  is servo driven to the 0.8V reference voltage, V<sub>RFF</sub>.

Therefore, programmed voltage is:

$$
V_{BATx} = (8/11) V_{REF} 405.3k/7.2k \cdot (VDAC(VALUE)/2047)
$$
  
+  $V_{REF} = 32,752mV \cdot (VDAC(VALUE)/2047) + 0.8V$ 

Note that the reference voltage must be subtracted from the VDAC value in order to obtain the correct output voltage. This value is  $V_{\text{RFF}}/16$ mV = 50 (32<sub>HFX</sub>).

Capacitors  $C_{B1}$  and  $C_{B2}$  are used to average the voltage present at the  $V_{\text{SFT}}$  pin as well as provide a zero in the voltage loop to help stability and transient response time to voltage variations. See the [Applications Information](#page-18-0)  section.



<span id="page-16-0"></span>**Figure 5. Voltage DAC Operation**

#### **The Current DAC Block**

The current DAC is a delta-sigma modulator which controls the effective value of an internal resistor,  $R_{\text{SFT}} = 18.77$ k, used to program the maximum charger current. [Figure 6](#page-17-0) is a simplified diagram of the DAC operation. The delta-sigma modulator and switch convert the IDAC value, received via SPI communication, to a variable resistance equal to 1.25 $R_{\rm SFT}/(1DAC_{(VAI\ IIF)}/1023)$ . In regulation,  $I_{\rm SFT}$  is servo driven to the 0.8V reference voltage,  $V_{\text{RFF}}$ , and the current from  $R_{\text{SET}}$  is matched against a current derived from the voltage between pins CSP and CSN. This current is  $(V_{CSP} - V_{CSN})/3k$ .

Therefore, programmed current is:

$$
I_{AVG} = \frac{V_{REF} \cdot 3k}{(1.25R_{SNS} R_{SET})} \cdot \left(\frac{IDAC_{(VALUE)}}{1023}\right)
$$

When the low current mode bit (D10) is set to 1, the current DAC enters a different mode of operation. The current DAC output is pulse-width modulated with a high frequency clock having a duty cycle value of 1/8. Therefore, the maximum output current provided by the charger is  $I_{MAX}/8$ . The delta-sigma output gates this low duty cycle signal on and off. The delta-sigma shift registers are then clocked at a slower rate, about 40ms/bit, so that the charger has time to settle to the  $I_{MAX}/8$  value. The resulting average charging current is equal to 1/8 of the current programmed in normal mode. Dual battery charging is disabled in low current mode. If both batteries are selected for charging, then only BAT1 will charge.



<span id="page-17-0"></span>**Figure 6. Current DAC Operation**



**Figure 7. Charging Current Waveform in Low Current Mode** 

#### <span id="page-18-0"></span>**Automatic Current Sharing**

In a dual parallel charge configuration, the LTC1960 does not actually control the current flowing into each individual battery. The capacity, or amp-hour rating, of each battery determines how the charger current is shared. This automatic steering of current is what allows both batteries to reach their full capacity points at the same time. In other words, given all other things equal, charge termination will happen simultaneously.

A battery can be modeled as a huge capacitor and hence governed by the same laws.

 $I = C \cdot (dV/dT)$ , where:

 $I =$ The current flowing through the capacitor

 $C =$  Capacity rating of battery (using amp-hour value instead of capacitance)

dV = Change in voltage

dt = Change in time

The equivalent model of a set or parallel batteries is a set of parallel capacitors. Since they are in parallel, the change in voltage over change in time is the same for both batteries 1 and 2.

$$
\frac{dV}{dt_{BAT1}} = \frac{dV}{dt_{BAT2}}
$$

From here we can simplify.

 $I<sub>BAT1</sub>/C<sub>BAT1</sub> = dV/dt = I<sub>BAT2</sub>/C<sub>BAT2</sub>$ 

$$
I_{BAT2} = I_{BAT1} C_{BAT2} / C_{BAT1}
$$

At this point you can see that the current divides as the ratio of the two batteries capacity ratings. The sum of the current into both batteries is the same as the current being supply by the charger. This is independent of the mode of the charger (CC or CV).

 $I_{CHRG} = I_{BAT1} + I_{BAT2}$ 

From here we solve for the actual current for each battery.

 $I<sub>BAT2</sub> = I<sub>CHRG</sub> C<sub>BAT2</sub>/(C<sub>BAT1</sub> + C<sub>BAT2</sub>)$ 

 $I<sub>BAT1</sub> = I<sub>CHRG</sub> C<sub>BAT1</sub>/(C<sub>BAT1</sub> + C<sub>BAT2</sub>)$ 

Please note that the actual observed current sharing will vary from manufactures claimed capacity ratings since it is actual physical capacity rating at the time of charge. Capacity rating will change with age and use and hence the current sharing ratios can change over time.

In dual charge mode, the charger uses feedback from the BAT2 input to determine charger output voltage. When charging batteries with significantly different initial states of charge (i.e., one almost full, the other almost depleted), the full battery will get a much lower current. This will cause a voltage difference across the charge MUX switches, which may cause the BAT1 voltage to exceed the programmed voltage. Using MOSFETs in the charge MUX with lower  $R_{DS(ON)}$  will alleviate this problem.

#### **Adapter Limiting**

An important feature of the LTC1960 is the ability to automatically adjust charging current to a level which avoids overloading the wall adapter. This allows the product to operate at the same time that batteries are being charged without complex load management algorithms. Additionally, batteries will automatically be charged at the maximum possible rate of which the adapter is capable.

This feature is created by sensing total adapter output current and adjusting charging current downward if a preset adapter current limit is exceeded. True analog control is used, with closed loop feedback ensuring that adapter load current remains within limits. Amplifier CL1 in [Figure 8](#page-18-1) senses the voltage across  $R_{CL}$ , connected between the CLP and DCIN pins. When this voltage exceeds 100mV, the amplifier will override programmed charging current to limit adapter current to  $100 \text{mV/R}_{Cl}$ . A lowpass filter formed by 5kΩ and 0.1µF is required to eliminate switching noise. If the current limit is not used, CLP should be connected to DCIN.





<span id="page-18-1"></span>Rev. C

#### **Watchdog Timer**

Charging will begin when either CHARGE\_BAT1 or CHARGE\_BAT2 bits are set in the charger register (address: 111). Charging will stop if the charger register is not updated prior to the expiration of the watchdog timer. Simply repeating the same data transmission to the charger register at a rate higher than once per second will ensure that charging will continue uninterrupted.

#### **Extending System to More Than Two Batteries**

The LTC1960 can be extended to manage systems with more than three sources of power. Contact Linear Technology Applications Engineering for more information.

#### **Charging Depleted Batteries**

Some batteries contain internal protection switches that disconnect a load if the battery voltage falls below what is considered a reasonable minimum. In this case, the charger may not start because the voltage at the battery terminal is less than 5V. The low current mode of the IDAC must be used in this case to condition the battery. In low current mode, there is no minimum voltage requirement (but dual charging is not allowed). Usually, the battery will detect that it is being charged and then close its protection switch, which will allow the IDAC to switch to normal mode. Smart batteries require that charging current not exceed 100mA until valid charging voltage and charging current parameters are transmitted via the SMBus. The low current IDAC mode is ideal for this purpose.

#### **Starting Charge with Dissimilar Batteries in Dual Charge Mode**

When charging batteries of different charger termination voltages, the charger should be started using the following procedure:

Step 1. Select only the lowest termination voltage battery for charging, and set the charger to its charging parameters.

Step 2. When the battery current is flowing into that battery, change to dual charging mode (without stopping the charger) and set the appropriate charging parameters for this dual charger condition.

If this procedure is not followed, and BAT2 is significantly higher voltage than BAT1, the charger could refuse to charge either battery.

#### **Charge Termination Issues**

Batteries with constant-current charging and voltage-based charger termination might experience problems with reductions of charger current caused by adapter limiting. It is recommended that input limiting feature be defeated in such cases. Consult the battery manufacturer for information on how your battery terminates charging.

#### **Setting Output Current Limit**

The full-scale output current setting of the IDAC will produce  $V_{MAX}$  = 102.3mV between CSP and CSN. To set the fullscale current of the DAC simply divide  $V_{MAX}$  by  $R_{SNS}$ .

This is expressed by the following equation:

 $R<sub>SNS</sub> = 0.1023/I<sub>MAX</sub>$ 

**Table 1. Recommended RSNS Resistor Values** 

$I_{MAX}(A)$	$R_{SNS}(\Omega)$ 1%	$R_{SNS}$ (W)
1.023	0.100	0.25
2.046	0.050	0.25
4.092	0.025	0.5
8.184	0.012	

Use resistors with low ESL.

#### **Inductor Selection**

Higher operating frequencies allow the use of smaller inductor and capacitor values. A higher frequency generally results in lower efficiency because of MOSFET gate charge losses. In addition, the effect of inductor value on ripple current and low current operation must also be considered. The inductor ripple current ∆I<sub>L</sub> decreases with higher frequency and increases with higher  $V_{\text{IN}}$ .

$$
\Delta I_{L} = \frac{1}{(f)(L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)
$$

Accepting larger values of  $\Delta I_1$  allows the use of low inductances, but results in higher output voltage ripple and greater core losses. A reasonable starting point for setting ripple current is  $\Delta I_1 = 0.4(I_{MAX})$ . In no case should

 $\Delta I_1$  exceed 0.6( $I_{MAX}$ ) due to limits imposed by IREV and CA1. Remember the maximum ∆l<sub>l</sub> occurs at the maximum input voltage. In practice, 10µH is the lowest value recommended for use.

#### **Charger Switching Power MOSFET and Diode Selection**

Two external power MOSFETs must be selected for use with the LTC1960 charger: An N-channel MOSFET for the top (main) switch and an N-channel MOSFET for the bottom (synchronous) switch.

The peak-to-peak gate drive levels are set by the  $V_{CC}$  voltage. This voltage is typically 5.2V. Consequently, logic-level threshold MOSFETs must be used. Pay close attention to the  $B_{VDSS}$  specification for the MOSFETs as well; many of the logic-level MOSFETs are limited to 30V or less.

Selection criteria for the power MOSFETs include the onresistance  $R_{DS(ON)}$ , reverse transfer capacitance  $C_{RSS}$ , input voltage and maximum output current. The LTC1960 charger is always operating in continuous mode so the duty cycles for the top and bottom MOSFETs are given by:

Main Switch Duty Cycle =  $V_{OUT}/V_{IN}$ 

Synchronous Switch Duty Cycle =  $(V_{IN} - V_{OUT})/V_{IN}$ 

The MOSFET power dissipations at maximum output current are given by:

 $P_{\text{MAIN}} = V_{\text{OUT}}/V_{\text{IN}}(I_{\text{MAX}})^2(1 + \delta \Delta T)R_{\text{DS}(\text{ON})} + k(V_{\text{IN}})^2$  $(I_{MAX})(C_{RSS})(f)$ 

$$
P_{\text{SYNC}} = (V_{\text{IN}} - V_{\text{OUT}}) / V_{\text{IN}} (I_{\text{MAX}})^2 (1 + \delta \Delta T) R_{\text{DS}(\text{ON})}
$$

Where  $\delta\Delta T$  is the temperature dependency of R<sub>DS(ON)</sub> and k is a constant inversely related to the gate drive current. Both MOSFETs have  $1^2$ R losses while the topside N-channel equation includes an additional term for transition losses, which are highest at high input voltages. For  $V_{IN}$  < 20V, the high current efficiency generally improves with larger MOSFETs, while for  $V_{IN}$  > 20V the transition losses rapidly increase to the point that the use of a higher  $R_{DS(ON)}$  device with lower  $C<sub>RSS</sub>$  actually provides higher efficiency. The synchronous MOSFET losses are greatest at high input voltage or during a short-circuit when the duty cycle in this switch is nearly 100%. The term  $(1 + \delta \Delta T)$  is generally given for a MOSFET in the form of a normalized  $R_{DS(ON)}$ vs Temperature curve, but  $\delta = 0.005$ /°C can be used as an approximation for low voltage MOSFETs.  $C_{RSS}$  is usually specified in the MOSFET characteristics. The constant  $k = 1.7$  can be used to estimate the contributions of the two terms in the main switch dissipation equation.

If the LTC1960 charger is to operate in low dropout mode or with a high duty cycle greater than 85%, then the topside N-channel efficiency generally improves with a larger MOSFET. Using asymmetrical MOSFETs may achieve cost savings or efficiency gains.

The Schottky diode D1, shown in the [Typical Application](#page--1-0)  on the back page, conducts during the dead-time between the conduction of the two power MOSFETs. This prevents the body diode of the bottom MOSFET from turning on and storing charge during the dead-time, which could cost as much as 1% in efficiency. A 1A Schottky is generally a good size for 4A regulators due to the relatively small average current. Larger diodes can result in additional transition losses due to their larger junction capacitance. The diode may be omitted if the efficiency loss can be tolerated.

#### **Calculating IC Power Dissipation**

The power dissipation of the LTC1960 is dependent upon the gate charge of  $Q_{TG}$  and  $Q_{BG}$  (refer to [Typical Application\)](#page--1-0). The gate charge is determined from the manufacturer's data sheet and is dependent upon both the gate voltage swing and the drain voltage swing of the FET.

$$
P_D = (V_{DCIN} - V_{VCC}) \bullet [f_{OSC}(Q_{TG} + Q_{BG}) + I_{VCC}]
$$
  
+ 
$$
V_{DCIN} \bullet I_{DCIN}
$$

Example:  $V_{VCC}$  = 5.2V,  $V_{DCIN}$  = 19V,  $f_{OSC}$  = 345kHz,  $Q_{G2} = Q_{G3} = 15nC$ ,  $I_{VCC} = 0mA$ .

$$
\mathsf{P}_\mathsf{D} = \mathsf{165mW}
$$

### **VSET/ISET Capacitors**

Capacitor C7 is used to filter the delta-sigma modulation frequency components to a level which is essentially DC. Acceptable voltage ripple at  $I_{\text{SET}}$  is about 10mV<sub>P-P</sub>. Since the period of the delta-sigma switch closure,  $T_{\Delta\Sigma}$ , is about 10 $\mu$ s and the internal IDAC resistor,  $R_{\rm SFT}$ , is 18.77k, the ripple voltage can be approximated by:

$$
\Delta V_{\text{ISET}} = \frac{V_{\text{REF}} \cdot T_{\Delta \sum}}{R_{\text{SET}} \cdot C7}
$$

Then the equation to extract C7 is:

$$
C7 = \frac{V_{REF} \cdot T_{\Delta \sum}}{\Delta V_{ISET} \cdot R_{SET}}
$$
  
= 0.8/0.01/18.77k(10µs) ≈ 0.043µF

In order to prevent overshoot during start-up transients, the time constant associated with C7 must be shorter than the time constant of C5 at the  $I<sub>TH</sub>$  pin. If C7 is increased to improve ripple rejection, then C5 should be increased proportionally and charger response time to average current variation will degrade.

Capacitor  $C_{B1}$  and  $C_{B2}$  are used to filter the VDAC deltasigma modulation frequency components to a level which is essentially DC.  $C_{B2}$  is the primary filter capacitor and  $C_{B1}$  is used to provide a zero in the response to cancel the pole associated with  $C_{B2}$ . Acceptable voltage ripple at  $V_{\text{SET}}$  is about 10mV<sub>P-P</sub>. Since the period of the deltasigma switch closure,  $T_{\Delta\Sigma}$ , is about 11µs and the internal VDAC resistor,  $R_{VSET}$ , is 7.2kΩ, the ripple voltage can be approximated by:

$$
\Delta V_{VSET} = \frac{V_{REF} \cdot T_{\Delta \sum}}{R_{VSET}(C_{B1}||C_{B2})}
$$

Then the equation to extract  $C_{B1}$  ||  $C_{B2}$  is:

$$
C_{B1} || C_{B2} = \frac{V_{REF} \cdot T_{\Delta \sum}}{R_{VSET} \Delta V_{VSET}}
$$

 $C_{B2}$  should be 10× to 20×  $C_{B1}$  to divide the ripple voltage present at the charger output. Therefore  $C_{B1} = 0.01 \mu F$  and  $C_{B2} = 0.1 \mu F$  are good starting values. In order to prevent overshoot during start-up transients the time constant associated with  $C_{B2}$  must be shorter than the time constant of C5 at the  $I<sub>TH</sub>$  pin. If  $C<sub>B2</sub>$  is increased to improve ripple rejection, then C5 should be increased proportionally and charger response time to voltage variation will degrade.

#### **Input and Output Capacitors**

In the 4A Lithium Battery Charger ([Typical Application](#page--1-0) section), the input capacitor  $(C_{1N})$  is assumed to absorb all input switching ripple current in the converter, so it must have adequate ripple current rating. Worst-case RMS ripple current will be equal to one-half of output charging current. Actual capacitance value is not critical. Solid tantalum, low ESR capacitors have a high ripple current rating in a relatively small surface mount package, but caution must be used when tantalum capacitors are used for input or output bypass. High input surge currents can be created when the adapter is hot-plugged to the charger or when a battery is connected to the charger. Solid tantalum capacitors have a known failure mechanism when subjected to very high turn-on surge currents. Only Kemet T495 series of "surge robust" low ESR tantalums are rated for high surge conditions such as battery to ground.

The relatively high ESR of an aluminum electrolytic for C15, located at the AC adapter input terminal, is helpful in reducing ringing during the hot-plug event.

Highest possible voltage rating on the capacitor will minimize problems. Consult with the manufacturer before use. Alternatives include new high capacity ceramic (at least 20µF) from Tokin, United Chemi-Con/Marcon, et al. Other alternative capacitors include OSCON capacitors from Sanyo.

The output capacitor  $(C_{OUT})$  is also assumed to absorb output switching current ripple. The general formula for capacitor current is:

$$
I_{RMS} = \frac{0.29(V_{BAT}) \left(1 - \frac{V_{BAT}}{V_{DCIN}}\right)}{(L1)(f)}
$$

For example:

$$
V_{DCIN} = 19V, V_{BAT} = 12.6V, L1 = 10\mu H, and f = 300kHz, IRMS = 0.41A.
$$

EMI considerations usually make it desirable to minimize ripple current in the battery leads, and beads or inductors may be added to increase battery impedance at the 300kHz switching frequency. Switching ripple current splits between the battery and the output capacitor depending on the ESR of the output capacitor and the battery impedance. If the ESR of C<sub>OUT</sub> is 0.2 $\Omega$  and the battery impedance is raised to  $4\Omega$  with a bead or inductor, only 5% of the current ripple will flow in the battery.

#### **PowerPath and Charge MUX MOSFET Selection**

Three pairs of P-channel MOSFETs must be used with the wall adapter and the two battery discharge paths. Two pairs of N-channel MOSFETs must be used with the battery charge path. The nominal gate drive levels are set by the clamp drive voltage of their respective control circuitry. This voltage is typically 6.25V. Consequently, logic-level threshold MOSFETs must be used. Pay close attention to the B<sub>VDSS</sub> specification for the MOSFETs as well; many of the logic-level MOSFETs are limited to 30V or less.

Selection criteria for the power MOSFETs include the on-resistance  $R_{DS(ON)}$ , input voltage and maximum output current. For the N-channel charge path, the maximum current is the maximum programmed current to be used. For the P-channel discharge path maximum current typically occurs at end of life of the battery when using only one battery. The upper limit of  $R_{DS(ON)}$  value is a function of the *actual* power dissipation capability of a given MOSFET package that must take into account the PCB layout. As a starting point, without knowing what the PCB dissipation capability would be, derate the package power rating by a factor of two.

$$
R_{DS(ON)MAX} = \frac{P_{MOSFET}}{2(I_{MAX})^2}
$$

If you are using a dual MOSFET package with both MOS-FETs in series, you must cut the package power rating in half again and recalculate.

$$
R_{DS(ON)MAX} = \frac{P_{MOSFETDUAL}}{4(I_{MAX})^2}
$$

If you use identical MOSFETs for both battery paths, voltage drops will track over a wide current range. The LTC1960 linear 25mV CV drop regulation will not occur until the current has dropped below:

 $I_{LINEARMAX} = \frac{25mV}{3R}$ 2 R<sub>DS(ON)MAX</sub>

However, if you try to use the above equation to determine  $R_{DS(ON)}$  to force linear mode at full current, the MOSFET  $R_{DS(ON)}$  value becomes unreasonably low for MOSFETs available at this time. The need for the LTC1960 voltage drop regulation only comes into play for parallel battery configurations that terminate charge or discharge using voltage. At first this seems to be a problem, but there are several factors helping out:

- 1. When batteries are in parallel current sharing, the current flow through any one battery is less than if it is running standalone.
- 2. Most batteries that charge in constant-voltage mode, such as Li-Ion, charge terminate at a current value of C/10 or less which is well within the linear operation range of the MOSFETs.
- 3. Voltage tracking for the discharge process does not need such precise voltage tracking values.

The LTC1960 has two transient conditions that force the discharge path P-channel MOSFETs to have two additional parameters to consider. The parameters are gate charge QGATE and single pulse power capability.

When the LTC1960 senses a LOW POWER event, all the P-channel MOSFETs are turned on simultaneously to allow voltage recovery due to a loss of a given power source. However, there is a delay in the time it takes to turn on all the MOSFETs. Slow MOSFETs will require more bulk capacitance to hold up all the system's power supply function during the transition and fast MOSFET will require less bulk capacitance. The transition speed of a MOSFET to an on or off state is a direct function of the MOSFET gate charge.

$$
t = \frac{Q_{GATE}}{I_{DRIVE}}
$$

 $I_{DRIVF}$  is the fixed drive current into the gate from the LTC1960 and "t" is the time it takes to move that charge to a new state and change the MOSFET conduction mode. Hence, time is directly related to  $Q<sub>GATF</sub>$ . Since  $Q<sub>GATF</sub>$ goes up with MOSFETs of lower  $R_{DS(ON)}$ , choosing such MOSFETs has a counterproductive increase in gate charge making the MOSFET slower. Please note that the LTC1960 recovery time specification only refers to the time it takes for the voltage to recover to the level just prior to the LOW\_POWER event as opposed to full voltage.

The single pulse current rating of the MOSFET is important when a short-circuit takes place. The MOSFET must survive a 15ms overload. MOSFETs of lower  $R_{DS(ON)}$  or MOSFETs that use more powerful thermal packages will have a high power surge rating. Using too small of a pulse rating will allow the MOSFET to blow to the open-circuit condition instantly like a fuse. Typically there is no outward sign of failure because it happens so fast. Please measure the surge current for all discharge power paths under worse case conditions and consult the MOSFET data sheet for the limitations. Voltage sources with the highest voltage and the most bulk capacitance are often the biggest risk. Specifically the MOSFETs in the wall adapter path with wall adapters of high voltage, large bulk capacitance and low resistance DC cables between the adapter and device are the most common failures. Remember to *only* use the *real* wall adapter with a production DC power cord when performing the wall adapter path test. The use of a laboratory power supply is unrealistic for this test and will force you to over specify the MOSFET ratings. A battery pack usually has enough series resistance to limit the peak current or are too low in voltage to create enough instantaneous power to damage their respective PowerPath MOSFETs.

#### **PCB Layout Considerations**

For maximum efficiency, the switch node rise and fall time is kept as short as possible. To prevent magnetic and electrical field radiation and high frequency resonant problems, proper layout of the components connected to the IC is essential.

1. Keep the highest frequency loop path as small and tight as possible. This includes the bypass capacitors, with the higher frequency capacitors being closer to the noise source than the lower frequency capacitors. The highest frequency switching loop has the highest layout priority. For best results, avoid using vias in this loop and keep the entire high frequency loop on a single external PCB layer. If you must, use multiple vias to keep the impedance down (see [Figure 9](#page-23-0)).



<span id="page-23-0"></span>**Figure 9. High Speed Switching Path**

- 2. Run long power traces in parallel. Best results are achieved if you run each trace on separate PCB layer one on top of the other for maximum capacitance coupling and common mode noise rejection.
- 3. If possible, use a ground plane under the switcher circuitry to minimize capacitive interplane noise coupling.
- 4. Keep signal or analog ground separate. Tie this analog ground back to the power supply at the output ground using a single point connection.
- 5. For best current programming accuracy provide a Kelvin connection from R<sub>SENSE</sub> to CSP and CSN. See Figure 10 as an example.



<span id="page-23-1"></span>**Figure 10. Kelvin Sensing of Charging Current**

### PACKAGE DESCRIPTION



**G Package 36-Lead Plastic SSOP (5.3mm)** (Reference LTC DWG # 05-08-1640)

SHALL NOT EXCEED .152mm (.006") PER SIDE

\*\*DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED .254mm (.010") PER SIDE

Rev. C

### PACKAGE DESCRIPTION



6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE

### REVISION HISTORY **(Revision history begins at Rev B)**

