

# Dual 18A or Single 36A $\mu$ Module Regulator with Digital Power System Management

## FEATURES

- Dual, Fast, Analog Loops with Digital Interface for Control and Monitoring
- Wide Input Voltage Range: 4.5V to 16V
- Output Voltage Range: 0.5V to 1.8V
- $\pm 0.5\%$  Maximum DC Output Error Over Temperature
- $\pm 2.5\%$  Current Readback Accuracy
- Pin Compatible with LTM4676A (Dual 13A, Single 26A)
- 400kHz PMBus-Compliant I<sup>2</sup>C Serial Interface
- Supports Telemetry Polling Rates up to 125Hz
- Integrated 16-Bit  $\Delta\Sigma$  ADC
- Constant Frequency Current Mode Control
- Parallel and Current Share Multiple Modules
- 16mm × 16mm × 5.01mm BGA Package

### Readable Data:

- Input and Output Voltages, Currents, and Temperatures
- Running Peak Values, Uptime, Faults and Warnings
- Onboard EEPROM Fault Log Record with ECC

### Writable Data and Configurable Parameters:

- Output Voltage, Voltage Sequencing and Margining
- Digital Soft-Start/Stop Ramp
- OV/UV/OT, UVLO, Frequency and Phasing

## APPLICATIONS

- System Optimization, Characterization and Data Mining in Prototype, Production and Field Environments
- Telecom, Datacom, and Storage Systems

## DESCRIPTION

The LTM<sup>®</sup>4677 is a dual 18A or single 36A step-down  $\mu$ Module<sup>®</sup> (power module) DC/DC regulator with 40ms turn-on time. It features remote configurability and telemetry-monitoring of power management parameters over PMBus— an open standard I<sup>2</sup>C-based digital interface protocol. The LTM4677 is comprised of fast analog control loops, precision mixed-signal circuitry, EEPROM, power MOSFETs, inductors and supporting components.


The LTM4677's 2-wire serial interface allows outputs to be margined, tuned and ramped up and down at programmable slew rates with sequencing delay times. Input and output currents and voltages, output power, temperatures, uptime and **peak values** are readable. Custom configuration of the EEPROM contents is not required. At start-up, output voltages, switching frequency, and channel phase angle assignments can be set by pin-strapping resistors. The **LTpowerPlay**<sup>®</sup> GUI and DC1613 USB-to-PMBus converter and **demo kits** are available.

The LTM4677 is pin compatible with the LTM4676A (dual 13A) and is offered in a 16mm × 16mm × 5.01mm BGA package available with SnPb or RoHS compliant terminal finish.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. Patents including 5408150, 5481178, 5705919, 5929620, 6144194, 6177787, 6580258, 7420359, 8163643. Licensed under U.S. Patent 7000125 and other related patents worldwide.


## TYPICAL APPLICATION

Dual 18A  $\mu$ Module Regulator with Digital Interface for Control and Monitoring\*



\* FOR COMPLETE CIRCUIT, SEE FIGURE 56

Using PMBus and LTpowerPlay to Monitor Telemetry and Margin V<sub>OUT0</sub>/V<sub>OUT1</sub> During Load Pattern Tests. 10Hz Polling Rate. 12V<sub>IN</sub>



## TABLE OF CONTENTS

<b>Features</b> .....	<b>1</b>	<b>PMBus Command Summary</b> .....	<b>41</b>
<b>Applications</b> .....	<b>1</b>	PMBus Commands .....	41
<b>Typical Application</b> .....	<b>1</b>	<b>Applications Information</b> .....	<b>48</b>
<b>Description</b> .....	<b>1</b>	$V_{IN}$ to $V_{OUT}$ Step-Down Ratios.....	50
<b>Absolute Maximum Ratings</b> .....	<b>4</b>	Input Capacitors .....	51
<b>Order Information</b> .....	<b>4</b>	Output Capacitors.....	51
<b>Pin Configuration</b> .....	<b>4</b>	Light Load Current Operation .....	51
<b>Electrical Characteristics</b> .....	<b>5</b>	Switching Frequency and Phase .....	52
<b>Typical Performance Characteristics</b> .....	<b>12</b>	Minimum On-Time Considerations.....	53
<b>Pin Functions</b> .....	<b>15</b>	Variable Delay Time, Soft-Start and Output	
<b>Simplified Block Diagram</b> .....	<b>20</b>	Voltage Ramping .....	54
<b>Decoupling Requirements</b> .....	<b>20</b>	Digital Servo Mode.....	55
<b>Functional Diagram</b> .....	<b>21</b>	Soft Off (Sequenced Off).....	56
<b>Test Circuits</b> .....	<b>22</b>	Undervoltage Lockout.....	56
<b>Operation</b> .....	<b>23</b>	<b>Fault DETECTION AND HANDLING</b> .....	<b>56</b>
Power Module Introduction .....	23	Open-Drain Pins .....	57
Power Module Configurability and		Phase-Locked Loop and Frequency	
Readback Data.....	25	Synchronization.....	58
Time-Averaged and Peak Readback Data.....	28	RCONFIG Pin-Straps (External Resistor	
Power Module Overview .....	31	Configuration Pins).....	58
EEPROM .....	35	Voltage Selection .....	59
Serial Interface .....	36	Connecting the USB to the I <sup>2</sup> C/SMBus/PMBus	
Device Addressing .....	36	Controller to the LTM4677 In System.....	59
Fault Detection and Handling .....	37	PMBus Communication and Command	
Responses to $V_{OUT}$ and $I_{OUT}$ Faults .....	38	Processing.....	63
Responses to Timing Faults.....	39	Thermal Considerations and	
Responses to $SV_{IN}$ OV Faults.....	39	Output Current Derating .....	64
Responses to OT/UT Faults.....	39	<b>Applications Information-Derating Curves</b> .....	<b>69</b>
Responses to External Faults .....	40	EMI Performance.....	71
Fault Logging .....	40	Safety Considerations.....	71
Bus Timeout Protection .....	40	Layout Checklist/Example .....	71

---

## TABLE OF CONTENTS

<b>Typical Applications</b> .....	<b>73</b>	Timing .....	97
<b>Appendix A</b> .....	<b>77</b>	Fault Response .....	99
Similarity Between PMBus, SMBus and I <sup>2</sup> C		Fault Sharing.....	106
2-Wire Interface.....	77	Scratchpad .....	108
<b>Appendix B</b> .....	<b>78</b>	Identification.....	108
PMBus Serial Digital Interface .....	78	Fault Warning and Status.....	110
<b>Appendix C: PMBus Command Details</b> .....	<b>82</b>	Telemetry.....	116
Addressing and Write Protect.....	82	NVM (EEPROM) Memory Commands .....	121
General Configuration Registers .....	84	<b>Package Description</b> .....	<b>128</b>
On/Off/Margin .....	85	<b>Package Photograph</b> .....	<b>129</b>
PWM Config .....	87	<b>Revision History</b> .....	<b>131</b>
Voltage.....	89	<b>Typical Application</b> .....	<b>132</b>
Current.....	92	<b>Design Resources</b> .....	<b>132</b>
Temperature.....	95	<b>Related Parts</b> .....	<b>132</b>

## ABSOLUTE MAXIMUM RATINGS

(Note 1)

### Terminal Voltages:

$V_{INn}$ (Note 4), $SV_{IN}$ .....	-0.3V to 18V
$V_{OUTn}$ .....	-0.3V to 6V
$V_{OSNS0}^+$ , $V_{ORB0}^+$ .....	-0.3V to 6V
$V_{OSNS1}$ , $V_{ORB1}$ , $INTV_{CC}$ .....	-0.3V to 6V
$RUN_n$ , $SDA$ , $SCL$ , $\overline{ALERT}$ .....	-0.3V to 5.5V
$F_{SWPHCFG}$ , $V_{OUTnCFG}$ , $V_{TRIMnCFG}$ , $ASEL..$	-0.3V to 2.75V
$V_{DD33}$ , $GPIO_n$ , $SYNC$ , $SHARE\_CLK$ , $WP$ , $TSNS_{na}$ ,	
$COMP_{na}$ , $COMP_{nb}$ , $V_{OSNS0}^-$ , $V_{ORB0}^-$ .....	-0.3V to 3.6V
$SGND$ .....	-0.3V to 0.3V

### Temperatures


Internal Operating Temperature Range

(Note 2, 3)..... -40°C to 125°C

Storage Temperature Range ..... -55°C to 125°C

Peak Solder Reflow Package Body Temperature... 245°C

## PIN CONFIGURATION



## ORDER INFORMATION

PART NUMBER	PAD OR BALL FINISH	PART MARKING*		PACKAGE TYPE	MSL RATING	TEMPERATURE RANGE (See Note 2)
		DEVICE	FINISH CODE			
LTM4677EY#PBF	SAC305 (RoHS)	LTM4677Y	e1	BGA	4	-40°C to 125°C
LTM4677IY#PBF	SAC305 (RoHS)	LTM4677Y	e1	BGA	4	-40°C to 125°C
LTM4677IY	SnPb (63/37)	LTM4677Y	e0	BGA	4	-40°C to 125°C

- Contact the factory for parts specified with wider operating temperature ranges.  
\*Pad or ball finish code is per IPC/JEDEC J-STD-609.
- Device temperature grade is indicated by a label on the shipping container.

- [Recommended LGA and BGA PCB Assembly and Manufacturing Procedures](#)
- [LGA and BGA Package and Tray Drawings](#)

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $\text{RUN}_n = 5\text{V}$ ,  $\text{FREQUENCY\_SWITCH} = 500\text{kHz}$  and  $V_{OUTn}$  commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{IN}$	Input DC Voltage	Test Circuit 1	● 5.75		16	V
		Test Circuit 2; $V_{IN\_OFF} < V_{IN\_ON} = 4.25\text{V}$	● 4.5		5.75	V
$V_{OUTn}$	Range of Output Voltage Regulation	$V_{OUT0}$ Differentially Sensed on $V_{OSNS0^+}/V_{OSNS0^-}$ Pin-Pair;	● 0.5		1.8	V
		$V_{OUT1}$ Differentially Sensed on $V_{OSNS1}/\text{SGND}$ Pin-Pair; Commanded by Serial Bus or with Resistors Present at Start-Up on $V_{OUTnCFG}$ and/or $V_{TRIMnCFG}$	● 0.5		1.8	V
$V_{OUTn(DC)}$	Output Voltage, Total Variation with Line and Load	Digital Servo Engaged ( $\text{MFR\_PWM\_MODE}_n[6] = 1_b$ )	● 0.995	1.000	1.005	V
		Digital Servo Disengaged ( $\text{MFR\_PWM\_MODE}_n[6] = 0_b$ ) $V_{OUTn}$ Commanded to 1.000V, $V_{OUTn}$ Low Range ( $\text{MFR\_PWM\_MODE}_n[1] = 1_b$ ) (Note 5)	● 0.985	1.000	1.015	V

#### Input Specifications

$I_{INRUSH(VIN)}$	Input Inrush Current at Start-Up	Test Circuit 1, $V_{OUTn} = 1\text{V}$ , $V_{IN} = 12\text{V}$ ; No Load Besides Capacitors; $\text{TON\_RISE}_n = 3\text{ms}$		400		mA
$I_Q(SVIN)$	Input Supply Bias Current	Forced Continuous Mode, $\text{MFR\_PWM\_MODE}_n[0] = 1_b$ $\text{RUN}_n = 5\text{V}$ , $\text{RUN}_{1-n} = 0\text{V}$ Shutdown, $\text{RUN}_0 = \text{RUN}_1 = 0\text{V}$		40 20		mA mA
$I_S(VINn,PSM)$	Input Supply Current in Pulse-Skipping Mode Operation	Pulse-Skipping Mode, $\text{MFR\_PWM\_MODE}_n[0] = 0_b$ , $I_{OUTn} = 100\text{mA}$		20		mA
$I_S(VINn,FCM)$	Input Supply Current in Forced-Continuous Mode Operation	Forced Continuous Mode, $\text{MFR\_PWM\_MODE}_n[0] = 1_b$ $I_{OUTn} = 100\text{mA}$ $I_{OUTn} = 18\text{A}$		35 1.9		mA A
$I_S(VINn,SHUTDOWN)$	Input Supply Current in Shutdown	Shutdown, $\text{RUN}_n = 0\text{V}$		50		$\mu\text{A}$

#### Output Specifications

$I_{OUTn}$	Output Continuous Current Range	(Note 6)		0	18	A	
$\frac{\Delta V_{OUTn(LINE)}}{V_{OUTn}}$	Line Regulation Accuracy	Digital Servo Engaged ( $\text{MFR\_PWM\_MODE}_n[6] = 1_b$ )	●	0.03		%/V	
		Digital Servo Disengaged ( $\text{MFR\_PWM\_MODE}_n[6] = 0_b$ ) $S_{VIN}$ and $V_{INn}$ Electrically Shorted Together and $\text{INTV}_{CC}$ Open Circuit; $I_{OUTn} = 0\text{A}$ , $5.75\text{V} \leq V_{IN} \leq 16\text{V}$ , $V_{OUT}$ Low Range ( $\text{MFR\_PWM\_MODE}_n[1] = 1_b$ ), $\text{FREQUENCY\_SWITCH} = 350\text{kHz}$ (Note 5)		0.03	$\pm 0.2$	%/V	
$\frac{\Delta V_{OUTn(LOAD)}}{V_{OUTn}}$	Load Regulation Accuracy	Digital Servo Engaged ( $\text{MFR\_PWM\_MODE}_n[6] = 1_b$ )	●	0.03		%	
		Digital Servo Disengaged ( $\text{MFR\_PWM\_MODE}_n[6] = 0_b$ ) $0\text{A} \leq I_{OUTn} \leq 18\text{A}$ , $V_{OUT}$ Low Range, ( $\text{MFR\_PWM\_MODE}_n[1] = 1_b$ ) (Note 5)		0.2	0.5	%	
$V_{OUTn(AC)}$	Output Voltage Ripple			10		mV <sub>p-p</sub>	
$f_S$ (Each Channel)	$V_{OUTn}$ Ripple Frequency	$\text{FREQUENCY\_SWITCH}$ Set to 500kHz (0x $\text{FBE8}$ )	●	462.5	500	537.5	kHz
$\Delta V_{OUTn(START)}$	Turn-On Overshoot	$\text{TON\_RISE}_n = 3\text{ms}$ (Note 12)		8		mV	
$t_{START}$	Turn-On Start-Up Time	Time from $V_{IN}$ Toggling from 0V to 12V to Rising Edge of $\text{GPIO}_n$ . $\text{TON\_DELAY}_n = 0\text{ms}$ , $\text{TON\_RISE}_n = 3\text{ms}$ , $\text{MFR\_GPIO\_PROPAGATE}_n = 0x0100$ , $\text{MFR\_GPIO\_RESPONSE}_n = 0x0000$	●	35	40	ms	

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $\text{RUN}_n = 5\text{V}$ ,  $\text{FREQUENCY\_SWITCH} = 500\text{kHz}$  and  $V_{OUTn}$  commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$t_{\text{DELAY}(0\text{ms})}$	Turn-On Delay Time	Time from First Rising Edge of $\text{RUN}_n$ to Rising Edge of $\overline{\text{GPIO}}_n$ . $\text{TON\_DELAY}_n = 0\text{ms}$ , $\text{TON\_RISE}_n = 3\text{ms}$ , $\text{MFR\_GPIO\_PROPAGATE}_n = 0\text{x}0100$ , $\text{MFR\_GPIO\_RESPONSE}_n = 0\text{x}0000$ . $V_{IN}$ Having Been Established for at Least 40ms	● 2.75	3.1	3.5	ms
$\Delta V_{\text{OUT}n(\text{LS})}$	Peak Output Voltage Deviation for Dynamic Load Step	Load: 0A to 9A and 9A to 0A at 9A/ $\mu\text{s}$ , Figure 56 Circuit, $V_{\text{OUT}n} = 1\text{V}$ , $V_{IN} = 12\text{V}$ (Note 12)		50		mV
$t_{\text{SETTLE}}$	Settling Time for Dynamic Load Step	Load: 0A to 9A and 9A to 0A at 9A/ $\mu\text{s}$ , Figure 56 Circuit, $V_{\text{OUT}n} = 1\text{V}$ , $V_{IN} = 12\text{V}$ (Note 12)		35		$\mu\text{s}$
$I_{\text{OUT}n(\text{OCL\_PK})}$	Output Current Limit, Peak	Cycle-by-Cycle Inductor Peak Current Limit Inception		25		A
$I_{\text{OUT}n(\text{OCL\_AVG})}$	Output Current Limit, Time Averaged	Time-Averaged Output Inductor Current Limit Inception Threshold, Commanded by $I_{\text{OUT\_OC\_FAULT\_LIMIT}}_n$ (Note 12)		20A; See $I_{\text{O-RB-ACC}}$ Specification (Output Current Readback Accuracy)		

#### Control Section

$V_{\text{FB}0}$	Channel 0 Feedback Input Common Mode Range	$V_{\text{OSNS}0^-}$ Valid Input Range (Referred to SGND) $V_{\text{OSNS}0^+}$ Valid Input Range (Referred to SGND)	● ●	-0.1	0.3 2.1	V V
$V_{\text{FB}1}$	Channel 1 Feedback Input Common Mode Range	SGND Valid Input Range (Referred to GND) $V_{\text{OSNS}1}$ Valid Input Range (Referred to SGND)	● ●	-0.3	0.3 2.1	V V
$V_{\text{OUT-RNG}1}$	Full-Scale Command Voltage, Range 1	(Notes 7, 15) $V_{\text{OUT}n}$ Commanded to 2.750V, $\text{MFR\_PWM\_MODE}_n[1] = 1_b$ Resolution LSB Step Size		2.711	12 0.6875	V Bits mV
$R_{\text{VSENSE}0^+}$	$V_{\text{OSNS}0^+}$ Impedance to SGND	$0.05\text{V} \leq V_{\text{OSNS}0^+} - V_{\text{SGND}} \leq 1.8\text{V}$		41		k $\Omega$
$R_{\text{VSENSE}1}$	$V_{\text{OSNS}1}$ Impedance to SGND	$0.05\text{V} \leq V_{\text{OSNS}1} - V_{\text{SGND}} \leq 1.8\text{V}$		37		k $\Omega$
$t_{\text{ON}(\text{MIN})}$	Minimum On-Time	(Note 8)		45		ns

#### Analog OV/UV (Overvoltage/Undervoltage) Output Voltage Supervisor Comparators ( $V_{\text{OUT\_OV/UV\_FAULT\_LIMIT}}$ and $V_{\text{OUT\_OV/UV\_WARN\_LIMIT}}$ Monitors)

$N_{\text{OV/UV\_COMP}}$	Resolution, Output Voltage Supervisors	(Note 15)		8		Bits
$V_{\text{OV-RNG}}$	Output OV Comparator Threshold Detection Range	(Note 15) High Range Scale, $\text{MFR\_PWM\_MODE}_n[1] = 0_b$ Low Range Scale, $\text{MFR\_PWM\_MODE}_n[1] = 1_b$		1 0.5	5.6 2.7	V V
$V_{\text{OU-STP}}$	Output OV and UV Comparator Threshold Programming LSB Step Size	(Note 15) High Range Scale, $\text{MFR\_PWM\_MODE}_n[1] = 0_b$ Low Range Scale, $\text{MFR\_PWM\_MODE}_n[1] = 1_b$		22 11		mV mV

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $RUN_n = 5\text{V}$ ,  $\text{FREQUENCY\_SWITCH} = 500\text{kHz}$  and  $V_{OUTn}$  commanded to  $1.000\text{V}$  unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$V_{OV-ACC}$	Output OV Comparator Threshold Accuracy	(See Note 14) $1\text{V} \leq V_{VOSNS0^+} - V_{VOSNS0^-} \leq 1.8\text{V}$ , $\text{MFR\_PWM\_MODE}_{0[1]} = 1_b$ ● $0.5\text{V} \leq V_{VOSNS0^+} - V_{VOSNS0^-} < 1\text{V}$ , $\text{MFR\_PWM\_MODE}_{0[1]} = 1_b$ ● $1.5\text{V} \leq V_{VSENSE1} - V_{SGND} \leq 1.8\text{V}$ , $\text{MFR\_PWM\_MODE}_{1[1]} = 1_b$ ● $0.5\text{V} \leq V_{VSENSE1} - V_{SGND} < 1.5\text{V}$ , $\text{MFR\_PWM\_MODE}_{1[1]} = 1_b$ ●			$\pm 2$ $\pm 20$ $\pm 2$ $\pm 30$	% mV % mV
$V_{UV-RNG}$	Output UV Comparator Threshold Detection Range	(Note 15) High Range Scale, $\text{MFR\_PWM\_MODE}_{n[1]} = 0_b$ Low Range Scale, $\text{MFR\_PWM\_MODE}_{n[1]} = 1_b$	1 0.5		5.4 2.7	V V
$V_{UV-ACC}$	Output UV Comparator Threshold Accuracy	(See Note 14) $1\text{V} \leq V_{VSENSE0^+} - V_{VSENSE0^-} \leq 1.8\text{V}$ , $\text{MFR\_PWM\_MODE}_{0[1]} = 1_b$ ● $0.5\text{V} \leq V_{VSENSE0^+} - V_{VSENSE0^-} < 1\text{V}$ , $\text{MFR\_PWM\_MODE}_{0[1]} = 1_b$ ● $1.5\text{V} \leq V_{VOSNS1} - V_{SGND} \leq 1.8\text{V}$ , $\text{MFR\_PWM\_MODE}_{1[1]} = 1_b$ ● $0.5\text{V} \leq V_{VOSNS1} - V_{SGND} < 1.5\text{V}$ , $\text{MFR\_PWM\_MODE}_{1[1]} = 1_b$ ●			$\pm 2$ $\pm 20$ $\pm 2$ $\pm 30$	% mV % mV
$t_{PROP-OV}$	Output OV Comparator Response Times	Overdrive to 10% Above Programmed Threshold			35	$\mu\text{s}$
$t_{PROP-UV}$	Output UV Comparator Response Times	Underdrive to 10% Below Programmed Threshold			50	$\mu\text{s}$

#### Analog OV/UV $SV_{IN}$ Input Voltage Supervisor Comparators (Threshold Detectors for $V_{IN\_ON}$ and $V_{IN\_OFF}$ )

$N_{SVIN-OV/UV-COMP}$	$SV_{IN}$ OV/UV Comparator Threshold-Programming Resolution	(Note 15)		8		Bits
$SV_{IN-OU-RANGE}$	$SV_{IN}$ OV/UV Comparator Threshold-Programming Range		●	4.5	18	V
$SV_{IN-OU-STP}$	$SV_{IN}$ OV/UV Comparator Threshold-Programming LSB Step Size	(Note 15)		82		mV
$SV_{IN-OU-ACC}$	$SV_{IN}$ OV/UV Comparator Threshold Accuracy	$9\text{V} < SV_{IN} \leq 16\text{V}$ $4.5\text{V} \leq SV_{IN} \leq 9\text{V}$	● ●		$\pm 2.5$ $\pm 225$	% mV
$t_{PROP-SVIN-HIGH-VIN}$	$SV_{IN}$ OV/UV Comparator Response Time, High $V_{IN}$ Operating Configuration	Test Circuit 1, and: $V_{IN\_ON} = 9\text{V}$ ; $SV_{IN}$ Driven from 8.775V to 9.225V $V_{IN\_OFF} = 9\text{V}$ ; $SV_{IN}$ Driven from 9.225V to 8.775V	● ●		35 35	$\mu\text{s}$ $\mu\text{s}$
$t_{PROP-SVIN-LOW-VIN}$	$SV_{IN}$ OV/UV Comparator Response Time, Low $V_{IN}$ Operating Configuration	Test Circuit 2, and: $V_{IN\_ON} = 4.5\text{V}$ ; $SV_{IN}$ Driven from 4.225V to 4.725V $V_{IN\_OFF} = 4.5\text{V}$ ; $SV_{IN}$ Driven from 4.725V to 4.225V	● ●		35 35	$\mu\text{s}$ $\mu\text{s}$

#### Channels 0 and 1 Output Voltage Readback ( $READ\_VOUT_n$ )

$N_{VO-RB}$	Output Voltage Readback Resolution and LSB Step Size	(Note 15)		16 244		Bits $\mu\text{V}$
$V_{O-F/S}$	Output Voltage Full-Scale Digitizable Range	$V_{RUNn} = 0\text{V}$ (Notes 7, 15)		8		V
$V_{O-RB-ACC}$	Output Voltage Readback Accuracy	Channel 0: $1\text{V} \leq V_{VOSNS0^+} - V_{VOSNS0^-} \leq 1.8\text{V}$ Channel 0: $0.6\text{V} \leq V_{VOSNS0^+} - V_{VOSNS0^-} < 1\text{V}$ Channel 1: $1\text{V} \leq V_{VOSNS1} - V_{SGND} \leq 1.8\text{V}$ Channel 1: $0.6\text{V} \leq V_{VOSNS1} - V_{SGND} < 1\text{V}$	● ● ● ●		Within $\pm 0.5\%$ of Reading Within $\pm 5\text{mV}$ of Reading Within $\pm 0.5\%$ of Reading Within $\pm 5\text{mV}$ of Reading	
$t_{CONVERT-VO-RB}$	Output Voltage Readback Update Rate	$\text{MFR\_ADC\_CONTROL} = 0 \times 00$ (Notes 9, 15) $\text{MFR\_ADC\_CONTROL} = 0 \times 00$ (Notes 9, 15) $\text{MFR\_ADC\_CONTROL} = 0 \times 05$ or $0 \times 09$ (Notes 9, 15)		90 27 8		ms ms ms

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $\text{RUN}_n = 5\text{V}$ ,  $\text{FREQUENCY\_SWITCH} = 500\text{kHz}$  and  $V_{OUTn}$  commanded to  $1.000\text{V}$  unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>Input Voltage (<math>\text{SV}_{IN}</math>) Readback (<math>\text{READ\_VIN}</math>)</b>						
$N_{\text{SVIN-RB}}$	Input Voltage Readback Resolution and LSB Step Size	(Notes 10, 15)		10 15.625		Bits mV
$\text{SV}_{IN-F/S}$	Input Voltage Full-Scale Digitizable Range	(Notes 11, 15)		38.91		V
$\text{SV}_{IN-RB-ACC}$	Input Voltage Readback Accuracy	$\text{READ\_VIN}$ , $4.5\text{V} \leq \text{SV}_{IN} \leq 16\text{V}$	●	Within $\pm 2\%$ of Reading		
$t_{\text{CONVERT-SVIN-RB}}$	Input Voltage Readback Update Rate	$\text{MFR\_ADC\_CONTROL} = 0 \times 00$ (Notes 9, 15) $\text{MFR\_ADC\_CONTROL} = 0 \times 01$ (Notes 9, 15)		90 8		ms ms
<b>Channels 0 and 1 Output Current (<math>\text{READ\_IOUT}_n</math>), Duty Cycle (<math>\text{READ\_DUTY\_CYCLE}_n</math>), and Computed Input Current (<math>\text{MFR\_READ\_IIN}_n</math>) Readback</b>						
$N_{\text{IO-RB}}$	Output Current Readback Resolution and LSB Step Size	(Notes 10, 12)		10 15.6		Bits mA
$\text{I}_O-F/S$ , $\text{I}_I-F/S$	Output Current Full-Scale Digitizable Range and Input Current Range of Calculation	(Note 12)		$\pm 40$		A
$\text{I}_O-RB-ACC$	Output Current, Readback Accuracy	$\text{READ\_IOUT}_n$ , Channels 0 and 1, $0 \leq \text{I}_{\text{OUT}n} \leq 10\text{A}$ , Forced-Continuous Mode, $\text{MFR\_PWM\_MODE}_n[1:0] = 10_b$	●	Within 250mA of Reading		
$\text{I}_O-RB(18A)$	Full Load Output Current Readback	$\text{I}_{\text{OUT}n} = 18\text{A}$ (Note 12). See Histograms in Typical Performance Characteristics		18		A
$N_{\text{II-RB}}$	Computed Input Current, Readback Resolution and LSB Step Size	(Notes 10, 12)		10 1.95		Bits mA
$\text{I}_I-RB-ACC$	Computed Input Current, Readback Accuracy, Neglecting $\text{I}_{\text{SVIN}}$	$\text{MFR\_READ\_IIN}_n$ , Channels 0 and 1, $0 \leq \text{I}_{\text{OUT}n} \leq 10\text{A}$ , Forced-Continuous Mode, $\text{MFR\_PWM\_MODE}_n[1:0] = 10_b$ , $\text{MFR\_IIN\_OFFSET}_n = 0\text{mA}$	●	Within 150mA of Reading		
$t_{\text{CONVERT-IO-RB}}$	Output Current Readback Update Rate	$\text{MFR\_ADC\_CONTROL} = 0 \times 00$ (Notes 9, 15) $\text{MFR\_ADC\_CONTROL} = 0 \times 00$ (Notes 9, 15) $\text{MFR\_ADC\_CONTROL} = 0 \times 05$ or $0 \times 09$ (Notes 9, 15)		90 27 8		ms ms ms
$t_{\text{CONVERT-II-RB}}$	Computed Input Current, Readback Update Rate	(Notes 9, 15) $\text{MFR\_ADC\_CONTROL} = 0 \times 00$		90		ms
$N_{\text{DUTY-RB}}$	Resolution, Duty Cycle Readback	(Notes 10, 15)		10		Bits
$D_{RB-ACC}$	Duty Cycle TUE	$\text{READ\_DUTY\_CYCLE}_n$ , 16.3% Duty Cycle (Note 15)			$\pm 3$	%
$t_{\text{CONVERT-DUTY-RB}}$	Duty Cycle Readback Update Rate	(Notes 9, 15) $\text{MFR\_ADC\_CONTROL} = 0 \times 00$		90		ms
<b>Temperature Readback for Channel 0, Channel 1, and Controller (Respectively: <math>\text{READ\_TEMPERATURE\_1}_0</math>, <math>\text{READ\_TEMPERATURE\_1}_1</math>, and <math>\text{READ\_TEMPERATURE\_2}</math>)</b>						
$T_{\text{RES-RB}}$	Temperature Readback Resolution	Channel 0, Channel 1, and Controller (Note 15)		0.0625		$^\circ\text{C}$
$T_{RB-CH-ACC(72mV)}$	Channel Temperature TUE, Switching Action Off	Channels 0 and 1, PWM Inactive, $\text{RUN}_n = 0\text{V}$ , $\Delta V_{\text{TSNS}na} = 72\text{mV}$	●	Within $\pm 3^\circ\text{C}$ of Reading		
$T_{RB-CH-ACC(ON)}$	Channel Temperature TUE, Switching Action On	$\text{READ\_TEMPERATURE\_1}_n$ , Channels 0 and 1, PWM Active, $\text{RUN}_n = 5\text{V}$ (Note 12)		Within $\pm 3^\circ\text{C}$ of Reading		



**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $\text{RUN}_n = 5\text{V}$ ,  $\text{FREQUENCY\_SWITCH} = 500\text{kHz}$  and  $V_{OUTn}$  commanded to  $1.000\text{V}$  unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$t_{\text{RB-CTRL-ACC(ON)}}$	Control IC Die Temperature TUE, Switching Action On	READ_TEMPERATURE_2, PWM Active, $\text{RUN}_0 = \text{RUN}_1 = 5\text{V}$ (Note 12)	Within $\pm 1^\circ\text{C}$ of Reading			
$t_{\text{CONVERT-TEMP-RB}}$	Temperature Readback Update Rate	MFR_ADC_CONTROL = $0 \times 00$ (Notes 9, 15) MFR_ADC_CONTROL = $0 \times 06$ or $0 \times 0A$ (Notes 9, 15)		90 8		ms ms
<b>INTV<sub>CC</sub> Regulator</b>						
$V_{\text{INTVCC}}$	Internal $V_{\text{CC}}$ Voltage No Load	$6\text{V} \leq V_{\text{IN}} \leq 16\text{V}$	4.8	5	5.2	V
$\frac{\Delta V_{\text{INTVCC(LOAD)}}}{V_{\text{INTVCC}}}$	INTV <sub>CC</sub> Load Regulation	$0\text{mA} \leq I_{\text{INTVCC}} \leq 50\text{mA}$		0.5	$\pm 2$	%
<b>V<sub>DD33</sub> Regulator</b>						
$V_{\text{VDD33}}$	Internal $V_{\text{DD33}}$ Voltage		3.2	3.3	3.4	V
$I_{\text{LIM(VDD33)}}$	$V_{\text{DD33}}$ Current Limit	$V_{\text{DD33}}$ Electrically Short-Circuited to GND		70		mA
$V_{\text{VDD33\_OV}}$	$V_{\text{DD33}}$ Overvoltage Threshold	(Note 15)		3.5		V
$V_{\text{VDD33\_UV}}$	$V_{\text{DD33}}$ Undervoltage Threshold	(Note 15)		3.1		V
<b>V<sub>DD25</sub> Regulator</b>						
$V_{\text{VDD25}}$	Internal $V_{\text{DD25}}$ Voltage			2.5		V
$I_{\text{LIM(VDD25)}}$	$V_{\text{DD25}}$ Current Limit	$V_{\text{DD25}}$ Electrically Short-Circuited to GND		50		mA
<b>Oscillator and Phase-Locked Loop (PLL)</b>						
$f_{\text{OSC}}$	Oscillator Frequency Accuracy	FREQUENCY_SWITCH = $500\text{kHz}$ ( $0 \times \text{FBE8}$ ) $250\text{kHz} \leq \text{FREQUENCY\_SWITCH} \leq 750\text{kHz}$ (Note 15)	●		$\pm 7.5$ $\pm 7.5$	% %
$f_{\text{SYNC}}$	PLL SYNC Capture Range	FREQUENCY_SWITCH Set to Frequency Slave Mode ( $0 \times 0000$ ); SYNC Driven by External Clock; $1.8V_{\text{OUT}}$	●	225	800	kHz
$V_{\text{TH,SYNC}}$	SYNC Input Threshold	$V_{\text{SYNC}}$ Rising (Note 15) $V_{\text{SYNC}}$ Falling (Note 15)		1.5 1		V V
$V_{\text{OL,SYNC}}$	SYNC Low Output Voltage	$I_{\text{SYNC}} = 3\text{mA}$	●	0.3	0.4	V
$I_{\text{SYNC}}$	SYNC Leakage Current in Frequency Slave Mode	$0\text{V} \leq V_{\text{SYNC}} \leq 3.6\text{V}$ MFR_CONFIG_ALL[4]= $1_b$	●		$\pm 5$	$\mu\text{A}$
$\theta_{\text{SYNC-00}}$	SYNC-to-Channel 0 Phase Relationship, Lag from Falling Edge of Sync to Rising Edge of Top MOSFET (MT0) Gate	(Note 15) MFR_PWM_CONFIG[2:0] = $000_b$ , $01X_b$ MFR_PWM_CONFIG[2:0] = $101_b$ MFR_PWM_CONFIG[2:0] = $001_b$ MFR_PWM_CONFIG[2:0] = $1X0_b$		0 60 90 120		Deg Deg Deg Deg
$\theta_{\text{SYNC-01}}$	SYNC-to-Channel 1 Phase Relationship, Lag from Falling Edge of Sync to Rising Edge of Top MOSFET (MT1) Gate	(Note 15) MFR_PWM_CONFIG[2:0] = $011_b$ MFR_PWM_CONFIG[2:0] = $000_b$ MFR_PWM_CONFIG[2:0] = $010_b$ , $10X_b$ MFR_PWM_CONFIG[2:0] = $001_b$ MFR_PWM_CONFIG[2:0] = $110_b$		120 180 240 270 300		Deg Deg Deg Deg Deg

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4).  $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 12\text{V}$ ,  $RUN_n = 5\text{V}$ ,  $\text{FREQUENCY\_SWITCH} = 500\text{kHz}$  and  $V_{OUTn}$  commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
<b>EEPROM Characteristics</b>						
Endurance	(Note 13)	$0^\circ\text{C} \leq T_J \leq 85^\circ\text{C}$ During EEPROM Write Operations (Note 3)	●	10,000		Cycles
Retention	(Note 13)	$T_J < T_{J(\text{MAX})}$ , with Most Recent EEPROM Write Operation Having Occurred at $0^\circ\text{C} \leq T_J \leq 85^\circ\text{C}$ (Note 3)	●	10		Years
Mass_Write	Mass Write Operation Time	Execution of STORE_USER_ALL Command, $0^\circ\text{C} \leq T_J \leq 85^\circ\text{C}$ (ATE-Tested at $T_J = 25^\circ\text{C}$ ) (Notes 3, 13)		440	4100	ms
<b>Digital I/Os</b>						
$V_{IH}$	Input High Threshold Voltage	SCL, SDA, $RUN_n$ , $\overline{GPIO}_n$ (Note 15) SHARE_CLK, WP (Note 15)		1.35 1.8		V V
$V_{IL}$	Input Low Threshold Voltage	SCL, SDA, $RUN_n$ , $\overline{GPIO}_n$ (Note 15) SHARE_CLK, WP (Note 15)			0.8 0.6	V V
$V_{HYST}$	Input Hysteresis	SCL, SDA (Note 15)		80		mV
$V_{OL}$	Output Low Voltage	SCL, SDA, $\overline{ALERT}$ , $RUN_n$ , $\overline{GPIO}_n$ , SHARE_CLK: $I_{SINK} = 3\text{mA}$	●	0.3	0.4	V
$I_{OL}$	Input Leakage Current	SDA, SCL, $\overline{ALERT}$ , $RUN_n$ : $0\text{V} \leq V_{PIN} \leq 5.5\text{V}$ $\overline{GPIO}_n$ and SHARE_CLK: $0\text{V} \leq V_{PIN} \leq 3.6\text{V}$	● ●		$\pm 5$ $\pm 2$	$\mu\text{A}$ $\mu\text{A}$
$t_{FILTER}$	Input Digital Filtering	$RUN_n$ (Note 15) $\overline{GPIO}_n$ (Note 15)		10 3		$\mu\text{s}$ $\mu\text{s}$
$C_{PIN}$	Input Capacitance	SCL, SDA, $RUN_n$ , $\overline{GPIO}_n$ , SHARE_CLK, WP (Note 15)			10	pF
<b>PMBus Interface Timing Characteristics</b>						
$f_{SMB}$	Serial Bus Operating Frequency	(Note 15)		10	400	kHz
$t_{BUF}$	Bus Free Time Between Stop and Start	(Note 15)		1.3		$\mu\text{s}$
$t_{HD,STA}$	Hold Time After Repeated Start Condition	Time Period After Which First Clock Is Generated (Note 15)		0.6		$\mu\text{s}$
$t_{SU,STA}$	Repeated Start Condition Setup Time	(Note 15)		0.6		$\mu\text{s}$
$t_{SU,STO}$	Stop Condition Setup Time	(Note 15)		0.6		$\mu\text{s}$
$t_{HD,DAT}$	Data Hold Time	Receiving Data (Note 15) Transmitting Data (Note 15)		0 0.3	0.9	$\mu\text{s}$ $\mu\text{s}$
$t_{SU,DAT}$	Data Setup Time	Receiving Data (Note 15)		0.1		$\mu\text{s}$
$t_{TIMEOUT\_SMB}$	Stuck PMBus Timer Timeout	Measured from the Last PMBus Start Event: Block Reads MFR_CONFIG_ALL[3] = $0_b$ (Note 15) Non-Block Reads MFR_CONFIG_ALL[3] = $0_b$ (Note 15) MFR_CONFIG_ALL[3] = $1_b$ (Note 15)		150 32 250		ms ms ms
$t_{LOW}$	Serial Clock Low Period	(Note 15)		1.3	10000	$\mu\text{s}$
$t_{HIGH}$	Serial Clock High Period	(Note 15)		0.6		$\mu\text{s}$

**Note 1:** Stresses beyond those listing under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating conditions for extended periods may affect device reliability and lifetime.

**Note 2:** The LTM4677 is tested under pulsed-load conditions such that  $T_J \approx T_A$ . The LTM4677E is guaranteed to meet performance specifications over the  $0^\circ\text{C}$  to  $125^\circ\text{C}$  internal operating temperature range. Specifications

over the  $-40^\circ\text{C}$  to  $125^\circ\text{C}$  internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4677I is guaranteed to meet specifications over the full  $-40^\circ\text{C}$  to  $125^\circ\text{C}$  internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

## ELECTRICAL CHARACTERISTICS

**Note 3:** The LTM4677's EEPROM temperature range for valid write commands is 0°C to 85°C. To achieve guaranteed EEPROM data retention, execution of the "STORE\_USER\_ALL" command—i.e., uploading RAM contents to NVM—outside this temperature range is not recommended. However, as long as the LTM4677's EEPROM temperature is less than 130°C, the LTM4677 will obey the STORE\_USER\_ALL command. Only when EEPROM temperature exceeds 130°C, the LTM4677 will not act on any STORE\_USER\_ALL transactions: instead, the LTM4677 NACKS the serial command and asserts its relevant CML (communications, memory, logic) fault bits. EEPROM temperature can be queried prior to commanding STORE\_USER\_ALL; see the Applications Information section.

**Note 4:** The two power inputs— $V_{IN0}$  and  $V_{IN1}$ —and their respective power outputs— $V_{OUT0}$  and  $V_{OUT1}$ —are tested independently in production. A shorthand notation is used in this document that allows these parameters to be referred to by " $V_{INn}$ " and " $V_{OUTn}$ ", where  $n$  is permitted to take on a value of 0 or 1. This italicized, subscripted " $n$ " notation and convention is extended to encompass all such pin names, as well as register names with channel-specific, i.e., paged data. For example,  $V_{OUT\_COMMANDn}$  refers to the  $V_{OUT\_COMMAND}$  command code data located in Pages 0 and 1, which in turn relate to Channel 0 ( $V_{OUT0}$ ) and Channel 1 ( $V_{OUT1}$ ). Registers containing non-page-specific data, i.e., whose data is "global" to the module or applies to both of the module's Channels lack the italicized, subscripted " $n$ ", e.g., FREQUENCY\_SWITCH.

**Note 5:**  $V_{OUTn(DC)}$  and line and load regulation tests are performed in production with digital servo disengaged ( $MFR\_PWM\_MODEn[6] = 0b$ ) and low  $V_{OUTn}$  range selected ( $MFR\_PWM\_MODEn[1] = 1b$ ). The digital servo control loop is exercised in production (setting  $MFR\_PWM\_MODEn[6] = 1b$ ), but convergence of the output voltage to its final settling value is not necessarily observed in final test—due to potentially long time constants involved—and is instead guaranteed by the output voltage readback accuracy specification. Evaluation in application demonstrates capability; see the Typical Performance Characteristics section.

**Note 6:** See output current derating curves for different  $V_{IN}$ ,  $V_{OUT}$ , and  $T_A$ , located in the Applications Information section.

**Note 7:** Even though  $V_{OUT0}$  and  $V_{OUT1}$  are specified for 6V absolute maximum, the maximum recommended command voltage to regulate output channels 0 and 1 is: 1.8V with  $V_{OUT}$  range-setting bit is set to "low range",  $MFR\_PWM\_MODEn[1] = 1b$ .

**Note 8:** Minimum on-time is tested at wafer sort.

**Note 9:** Data conversion is performed in round-robin (cyclic) fashion. All telemetry signals are continuously digitized, and reported data is based on measurements not older than 90ms, typical.

**Note 10:** The following telemetry parameters are formatted in PMBus-defined "Linear Data Format", in which each register contains a word comprised of 5 most significant bits—representing a signed exponent, to be raised to the power of 2—and 11 least significant bits—representing a signed mantissa: input voltage (on  $SV_{IN}$ ), accessed via the READ\_VIN command code; output currents ( $I_{OUTn}$ ), accessed via the READ\_IOUT $_n$  command codes; module input current ( $I_{VIN0} + I_{VIN1} + I_{SVIN}$ ), accessed via the READ\_IIN command code; channel input currents ( $I_{VINn} + 1/2 \cdot I_{SVIN}$ ), accessed via the MFR\_READ\_IIN $_n$  command codes; and duty cycles of channel 0 and channel 1 switching power stages, accessed via the READ\_DUTY\_CYCLE $_n$  command codes. This data format limits the resolution of telemetry readback data to 10 bits even though the internal ADC is 16 bits and the LTM4677's internal calculations use 32-bit words.

**Note 11:** The absolute maximum rating for the  $SV_{IN}$  pin is 18V. Input voltage telemetry (READ\_VIN) is obtained by digitizing a voltage scaled down from the  $SV_{IN}$  pin.

**Note 12:** These typical parameters are based on bench measurements and are not production tested.


**Note 13:** EEPROM endurance and retention are guaranteed by wafer-level testing for data retention. The minimum retention specification applies for devices whose EEPROM has been cycled less than the minimum endurance specification, and whose EEPROM data was written to at 0°C  $\leq T_J \leq 85^\circ\text{C}$ . The RESTORE\_USER\_ALL or MFR\_RESET is valid over the entire operating temperature range and does not influence EEPROM characteristics.

**Note 14:** Channel 0 OV/UV comparator threshold accuracy for  $MFR\_PWM\_MODEn[1] = 1b$  tested in ATE at  $V_{VOSNS0^+} - V_{VOSNS0^-} = 0.5V$  and 1.8V. 1V condition tested at IC-Level, only. Channel 1 OV/UV comparator threshold accuracy for  $MFR\_PWM\_MODEn[1] = 1b$  tested in ATE with  $V_{VOSNS1} - V_{SGND} = 0.5V$  and 1.8V. 1.5V condition tested at IC-level, only.

**Note 15:** Tested at IC-level ATE.


**TYPICAL PERFORMANCE CHARACTERISTICS**  $T_A = 25^\circ\text{C}$ ,  $12V_{IN}$  to  $1V_{OUT}$ , unless otherwise noted.

**Single Output Efficiency,  $5V_{IN}$ ,  $V_{IN} = SV_{IN} = INTV_{CC} = 5V$  CCM Mode**




4677 G01

**Single Output Efficiency,  $12V_{IN}$ ,  $V_{IN} = SV_{IN} = 12V$ ,  $INTV_{CC}$  Open CCM Mode**




4677 G02

**Single Output Pulse-Skipping Efficiency,  $V_{IN} = SV_{IN} = 12V$ ,  $INTV_{CC}$  Open,  $12V_{IN}$  to  $1.5V_{OUT}$ , 425kHz**




4677 G03

**Dual Phase Single Output Efficiency,  $5V_{IN}$ ,  $V_{IN} = SV_{IN} = INTV_{CC} = 5V$ ,  $V_{OUT0}$  and  $V_{OUT1}$  Paralleled CCM Mode**



4677 G04

**Dual Phase Single Output Efficiency,  $12V_{IN}$ ,  $V_{IN} = SV_{IN} = 12V$ ,  $INTV_{CC}$  Open,  $V_{OUT0}$  and  $V_{OUT1}$  Paralleled CCM Mode**



4677 G05

**TYPICAL PERFORMANCE CHARACTERISTICS**  $T_A = 25^\circ\text{C}$ ,  $12\text{V}_{\text{IN}}$  to  $1\text{V}_{\text{OUT}}$ , unless otherwise noted.

**Single Channel Load Transient Response 50% to 100% Load Step,  $9\text{A}/\mu\text{s}$   $12\text{V}_{\text{IN}}$  to  $1.0\text{V}_{\text{OUT}}$**




FIGURE 56 CIRCUIT AT  $12\text{V}_{\text{IN}}$ ,  $\text{INTV}_{\text{CC}}$  OPEN  
 $\text{C}_{\text{OUT}} = 6 \cdot 100\mu\text{F}$  6.3V CERAMIC ONLY, EXTERNAL  
 COMPENSATION,  $\text{COMP}_b = 8.25\text{k} + 2200\text{pF}$

**Single Channel Load Transient Response 50% to 100% Load Step,  $9\text{A}/\mu\text{s}$   $12\text{V}_{\text{IN}}$  to  $1.5\text{V}_{\text{OUT}}$**




FIGURE 56 CIRCUIT AT  $12\text{V}_{\text{IN}}$ ,  $\text{INTV}_{\text{CC}}$  OPEN  
 $\text{C}_{\text{OUT}} = 6 \cdot 100\mu\text{F}$  6.3V CERAMIC ONLY, EXTERNAL  
 COMPENSATION,  $\text{COMP}_b = 8.25\text{k} + 2200\text{pF}$

**Single Channel Load Transient Response 50% to 100% Load Step,  $9\text{A}/\mu\text{s}$   $5\text{V}_{\text{IN}}$  to  $1.0\text{V}_{\text{OUT}}$**




FIGURE 27 CIRCUIT AT  $5\text{V}_{\text{IN}}$ ,  $\text{INTV}_{\text{CC}} = 5\text{V}_{\text{IN}}$   
 $\text{C}_{\text{OUT}} = 6 \cdot 100\mu\text{F}$  6.3V CERAMIC ONLY, EXTERNAL  
 COMPENSATION,  $\text{COMP}_b = 8.25\text{k} + 2200\text{pF}$

**Single Channel Load Transient Response 50% to 100% Load Step,  $9\text{A}/\mu\text{s}$   $5\text{V}_{\text{IN}}$  to  $1.5\text{V}_{\text{OUT}}$**




FIGURE 27 CIRCUIT AT  $5\text{V}_{\text{IN}}$ ,  $\text{INTV}_{\text{CC}} = 5\text{V}_{\text{IN}}$   
 $\text{C}_{\text{OUT}} = 6 \cdot 100\mu\text{F}$  6.3V CERAMIC ONLY, EXTERNAL  
 COMPENSATION,  $\text{COMP}_b = 8.25\text{k} + 2200\text{pF}$

**Dual Output Concurrent Rail Start-Ups/Shutdown**




FIGURE 56 CIRCUIT AT  $12\text{V}_{\text{IN}}$ , 18A LOAD ON  $\text{V}_{\text{OUT}0}$ ,  
 NO LOAD ON  $\text{V}_{\text{OUT}1}$   
 $\text{TON\_RISE}_0 = 3\text{ms}$   $\text{TON\_RISE}_1 = 5.297\text{ms}$   
 $\text{TOFF\_DELAY}_0 = 2.43\text{ms}$   $\text{TOFF\_DELAY}_1 = 0\text{ms}$   
 $\text{TOFF\_FALL}_0 = 3\text{ms}$   $\text{TOFF\_FALL}_1 = 5.328\text{ms}$   
 $\text{ON\_OFF\_CONFIG}_n = 0\text{x}1\text{E}$

**Dual Output Concurrent Rail Start-Ups/Shutdown with a Pre-Biased Load**




FIGURE 56 CIRCUIT AT  $12\text{V}_{\text{IN}}$ , 18A LOAD ON  $\text{V}_{\text{OUT}0}$ ,  
 NO LOAD ON  $\text{V}_{\text{OUT}1}$   
 $\text{V}_{\text{OUT}1}$  IS PRE-BIASED TO 500mV THROUGH A DIODE  
 $\text{TON\_RISE}_0 = 3\text{ms}$   $\text{TON\_RISE}_1 = 5.297\text{ms}$   
 $\text{TOFF\_DELAY}_0 = 2.43\text{ms}$   $\text{TOFF\_DELAY}_1 = 0\text{ms}$   
 $\text{TOFF\_FALL}_0 = 3\text{ms}$   $\text{TOFF\_FALL}_1 = 5.328\text{ms}$   
 $\text{ON\_OFF\_CONFIG}_n = 0\text{x}1\text{E}$

**Single Phase Single Output Short-Circuit Protection at No Load**




FIGURE 56 CIRCUIT AT  $12\text{V}_{\text{IN}}$ , NO LOAD ON  
 $\text{V}_{\text{OUT}0}$  PRIOR TO APPLICATION OF SHORT  
 CIRCUIT

**Single Phase Single Output Short-Circuit Protection at Full Load**






FIGURE 56 CIRCUIT AT  $12\text{V}_{\text{IN}}$ , 18A LOAD ON  
 $\text{V}_{\text{OUT}0}$  PRIOR TO APPLICATION OF SHORT  
 CIRCUIT

## TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$ , $12\text{V}_{\text{IN}}$ to $1\text{V}_{\text{OUT}}$ , unless otherwise noted.


**READ\_IOUT of 30 LTM4677 Channels (DC2066A)  $12\text{V}_{\text{IN}}$ ,  $1\text{V}_{\text{OUT}}$ ,  $T_J = -40^\circ\text{C}$ ,  $I_{\text{OUT}n} = 18\text{A}$ , System Having Reached Thermally Steady-State Condition, No Airflow**



**READ\_IOUT of 30 LTM4677 Channels (DC2066A)  $12\text{V}_{\text{IN}}$ ,  $1\text{V}_{\text{OUT}}$ ,  $T_J = 25^\circ\text{C}$ ,  $I_{\text{OUT}n} = 18\text{A}$ , System Having Reached Thermally Steady-State Condition, No Airflow**



**READ\_IOUT of 30 LTM4677 Channels (DC2066A)  $12\text{V}_{\text{IN}}$ ,  $1\text{V}_{\text{OUT}}$ ,  $T_J = 125^\circ\text{C}$ ,  $I_{\text{OUT}n} = 18\text{A}$ , System Having Reached Thermally Steady-State Condition, No Airflow**



## PIN FUNCTIONS



PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG  $\mu$ Module PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.

**GND (A4, A6-10, B4-B9, C4, C6-C9, D4, D7, E3, F3, F10, G3, G10-12, H3, H10, J4, J10, K4, K7-9, L4-9, M4, M6-10):** Power Ground of the LTM4677. Power return for  $V_{OUT0}$  and  $V_{OUT1}$ .

**$V_{OUT0}$  (A1-3, B1-3, C1-3, D1-3):** Channel 0 Output Voltage.

**$V_{OSNS0}^+$  (D9):** Channel 0 Positive Differential Voltage Sense Input. Together,  $V_{OSNS0}^+$  and  $V_{OSNS0}^-$  serve to kelvin-sense the  $V_{OUT0}$  output voltage at  $V_{OUT0}$ 's point of load (POL) and provide the differential feedback signal directly to Channel 0's feedback loop. Command  $V_{OUT0}$ 's target regulation voltage by serial bus. Its initial command value at  $SV_{IN}$  power-up is dictated by NVM (non-volatile memory) contents (factory default: 1.000V)—or, optionally, may be set by configuration resistors; see  $V_{OUT0CFG}$ ,  $V_{TRIM0CFG}$  and the Applications Information section.

**$V_{OSNS0}^-$  (E9):** Channel 0 Negative Differential Voltage Sense Input. See  $V_{OSNS0}^+$ .

**$V_{ORBO}^+$  (D10):** Channel 0 Positive Readback Pin. Shorted to  $V_{OSNS0}^+$  internal to the LTM4677. If desired, place a test point on this node and measure its impedance to  $V_{OUT0}$  on one's hardware (e.g., motherboard, during in circuit test (ICT) post-assembly process) to provide a means of verifying the integrity of the feedback signal connection between  $V_{OSNS0}^+$  and  $V_{OUT0}$ .

**$V_{ORBO}^-$  (E10):** Channel 0 Negative Readback Pin. Shorted to  $V_{OSNS0}^-$  internal to the LTM4677. If desired, place a test point on this node and measure its impedance to GND on one's hardware (e.g., motherboard, during ICT post-assembly process) to provide a means of verifying the integrity of the feedback signal connection between  $V_{OSNS0}^-$  and GND ( $V_{OUT0}$  power return).

**$V_{OUT1}$  (J1-3, K1-3, L1-3, M1-3):** Channel 1 Output Voltage.

**$V_{OSNS1}$  (H9):** Channel 1 Positive Voltage Sense Input. Command  $V_{OUT1}$ 's target regulation voltage by serial bus. Its initial command value at  $SV_{IN}$  power-up is dictated by NVM (non-volatile memory) contents (factory default: 1.000V)—or, optionally, may be set by configuration resistors; see  $V_{OUT1CFG}$ ,  $V_{TRIM1CFG}$  and the Applications Information section.

**SGND (F7-8, G7-8):** SGND is the signal ground return path of the LTM4677. SGND is not internally connected to GND. Connect SGND to GND local to the LTM4677.

**$V_{ORB1}$  (J9):** Channel 1 Positive Readback Pin. Shorted to  $V_{OSNS1}$  internal to the LTM4677. At one's option, place a test point on this node and measure its impedance to  $V_{OUT1}$  on one's hardware (e.g., motherboard, during ICT post-assembly process) to provide a means of verifying the integrity of the feedback signal connection between  $V_{OUT1}$  and  $V_{OSNS1}$ .

**$V_{IN0}$  (A11-12, B11-12, C11-12, D11-12, E12):** Positive Power Input to Channel 0 Switching Stage. Provide sufficient decoupling capacitance in the form of multilayer ceramic capacitors (MLCCs) and low ESR electrolytic (or equivalent) to handle reflected input current ripple from the step-down switching stage. MLCCs should be placed as close to the LTM4677 as physically possible. See Layout Recommendations in the Applications Information section.

**$V_{IN1}$  (H12, J11-12, K11-12, L11-12, M11-12):** Positive Power Input to Channel 1 Switching Stage. Provide sufficient decoupling capacitance in the form of MLCCs and low ESR electrolytic (or equivalent) to handle reflected input current ripple from the step-down switching stage. MLCCs should be placed as close to the LTM4677 as physically possible. See Layout Recommendations in the Applications Information section.

**SW<sub>0</sub> (B10):** Switching Node of Channel 0 Step-Down Converter Stage. Used for test purposes or EMI-snubbing. May be routed a short distance to a local test point to monitor switching action of Channel 0, if desired, but do not route near any sensitive signals; otherwise, leave electrically isolated (open).

## PIN FUNCTIONS

**SW<sub>1</sub> (L10):** Switching Node of Channel 1 Step-Down Converter Stage. Used for test purposes or EMI-snubbing. May be routed a short distance to a local test point to monitor switching action of Channel 1, if desired, but do not route near any sensitive signals; otherwise, leave open.

**SV<sub>IN</sub> (F11-12):** Input Supply for LTM4677's Internal Control IC. In most applications, SV<sub>IN</sub> connects to V<sub>INO</sub> and/or V<sub>IN1</sub>, in which case no external decoupling beyond that already allocated for V<sub>INO</sub>/V<sub>IN1</sub> is required. If SV<sub>IN</sub> is operated from an auxiliary supply separate from V<sub>INO</sub>/V<sub>IN1</sub>, decouple this pin to GND with a capacitor (0.1μF to 1μF).

**INTV<sub>CC</sub> (F9, G9):** Internal Regulator, 5V Output. When operating the LTM4677 from  $5.75V \leq SV_{IN} \leq 16V$ , an LDO generates INTV<sub>CC</sub> from SV<sub>IN</sub> to bias internal control circuits and the MOSFET drivers of the LTM4677. No external decoupling is required. INTV<sub>CC</sub> is regulated regardless of the RUN<sub>n</sub> pin state. When operating the LTM4677 with  $4.5V \leq SV_{IN} < 5.75V$ , INTV<sub>CC</sub> *must* be electrically shorted to SV<sub>IN</sub>.

**V<sub>DD33</sub> (J7):** Internally Generated 3.3V Power Supply Output Pin. This pin should only be used to provide external current for the pull-up resistors required for  $\overline{\text{GPIO}}_n$ , SHARE\_CLK, and SYNC, and may be used to provide external current for pull-up resistors on RUN<sub>n</sub>, SDA, SCL and  $\overline{\text{ALERT}}$ . No external decoupling is required.

**V<sub>DD25</sub> (J6):** Internally Generated 2.5V Power Supply Output Pin. Do not load this pin with external current; it is used strictly to bias internal logic and provides current for the internal pull-up resistors connected to the configuration-programming pins. No external decoupling is required.

**ASEL (G4):** Serial Bus Address Configuration Pin. On any given I<sup>2</sup>C/SMBus serial bus segment, every device must have its own unique slave address. If this pin is left open, the LTM4677 powers up to a slave address set by MFR\_ADDRESS[6:0] (see Table 5). The factory-default setting is 0x4F (hexadecimal), i.e., 1001111<sub>b</sub> (industry standard convention is used throughout this document: 7-bit slave addressing). The lower four bits of the LTM4677's slave address can be altered from the NVM-set value by connecting a resistor from this pin to SGND. Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state.

**F<sub>SWPHCFG</sub> (H4):** Switching Frequency, Channel Phase-Interleaving Angle and Phase Relationship to SYNC Configuration Pin. If this pin is left open—or, if the LTM4677 is configured to ignore pin-strap (RCONFIG) resistors, i.e., MFR\_CONFIG\_ALL[6] = 1<sub>b</sub>—then the LTM4677's switching frequency (FREQUENCY\_SWITCH) and channel phase relationships (with respect to the SYNC clock; MFR\_PWM\_CONFIG[2:0]) are dictated at SV<sub>IN</sub> power-up according to the LTM4677's NVM contents. Default factory values are: 500kHz operation; Channel 0 at 0°; and Channel 1 at 180° (convention throughout this document: a phase angle of 0° means the channel's switch node rises coincident with the falling edge of the SYNC pulse). Connecting a resistor from this pin to SGND (and using the factory-default NVM setting of MFR\_CONFIG\_ALL[6] = 0<sub>b</sub>) allows a convenient way to configure multiple LTM4677s with identical NVM contents for different switching frequencies of operation and phase interleaving angle settings of intra- and extra-module-paralleled channels—all, without GUI intervention or the need to “custom pre-program” module NVM contents. (See the Applications Information section.) Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state.

**V<sub>OUTCFG</sub> (G5):** Output Voltage Select Pin for V<sub>OUT0</sub>, Coarse Setting. If the V<sub>OUTCFG</sub> and V<sub>TRIMCFG</sub> pins are both left open—or, if the LTM4677 is configured to ignore pin-strap (RCONFIG) resistors, i.e., MFR\_CONFIG\_ALL[6] = 1<sub>b</sub>—then the LTM4677's target V<sub>OUT0</sub> output voltage setting (VOUT\_COMMAND<sub>0</sub>) and associated power-good and OV/UV warning and fault thresholds are dictated at SV<sub>IN</sub> power-up according to the LTM4677's NVM contents. A resistor\* connected from this pin to SGND—in combination with resistor pin settings on V<sub>TRIMCFG</sub>, and using the factory-default NVM setting of MFR\_CONFIG\_ALL[6] = 0<sub>b</sub>—can be used to configure the LTM4677's Channel 0 output to power-up to a VOUT\_COMMAND value (and associated output voltage monitoring and protection/fault-detection thresholds) different from those of NVM contents. (See the Applications Information section.) Connecting resistor(s) from V<sub>OUTCFG</sub> to SGND and/or V<sub>TRIMCFG</sub> to SGND in this manner allows a convenient way to configure multiple LTM4677s with identical NVM contents

\* In applications where V<sub>OUT0</sub> and V<sub>OUT1</sub> are paralleled, the respective V<sub>OUTCFG</sub> and V<sub>TRIMCFG</sub> pin-pairs can be electrically connected together; common RCONFIG resistors can be applied, whose values are half of what is prescribed in Table 2 and Table 3. See Figure 27, for example.



## PIN FUNCTIONS

for different output voltage settings—all without GUI intervention or the need to “custom-pre-program” module NVM contents. Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state. Note that use of RCONFIGs on  $V_{OUT0CFG}/V_{TRIM0CFG}$  can affect the  $V_{OUT0}$  range setting (MFR\_PWM\_MODE<sub>0</sub>[1]) and loop gain.

**V<sub>TRIM0CFG</sub> (H5):** Output Voltage Select Pin for  $V_{OUT0}$ , Fine Setting. Works in combination with  $V_{OUT0CFG}$  to affect the VOUT\_COMMAND (and associated output voltage monitoring and protection/fault-detection thresholds) of Channel 0, at  $SV_{IN}$  power-up. (See  $V_{OUT0CFG}$  and the Applications Information section.) Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state. Note that use of RCONFIGs\* on  $V_{OUT0CFG}/V_{TRIM0CFG}$  can affect the  $V_{OUT0}$  range setting (MFR\_PWM\_MODE<sub>0</sub>[1]) and loop gain.

**V<sub>OUT1CFG</sub> (G6):** Output Voltage Select Pin for  $V_{OUT1}$ , Coarse Setting. If the  $V_{OUT1CFG}$  and  $V_{TRIM1CFG}$  pins are both left open—or, if the LTM4677 is configured to ignore pin-strap (RCONFIG) resistors, i.e., MFR\_CONFIG\_ALL[6] = 1<sub>b</sub>—then the LTM4677’s target  $V_{OUT1}$  output voltage setting (VOUT\_COMMAND<sub>1</sub>) and associated OV/UV warning and fault thresholds are dictated at  $SV_{IN}$  power-up according to the LTM4677’s NVM contents, in precisely the same fashion that the  $V_{OUT0CFG}$  and  $V_{TRIM0CFG}$  pins affect the respective settings of  $V_{OUT0}$ /Channel 0. (See  $V_{OUT0CFG}$ ,  $V_{TRIM0CFG}$  and the Applications Information section.) Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state. Note that use of RCONFIGs\* on  $V_{OUT1CFG}/V_{TRIM1CFG}$  can affect the  $V_{OUT1}$  range setting (MFR\_PWM\_MODE<sub>1</sub>[1]) and loop gain.

**V<sub>TRIM1CFG</sub> (H6):** Output Voltage Select Pin for  $V_{OUT1}$ , Fine Setting. Works in combination with  $V_{OUT1CFG}$  to affect the VOUT\_COMMAND (and associated output voltage monitoring and protection/fault-detection thresholds) of Channel 1, at  $SV_{IN}$  power-up. (See  $V_{OUT1CFG}$  and the Applications Information section.) Minimize capacitance—especially when the pin is left open—to assure accurate detection of the pin state. Note that use of

RCONFIGs\* on  $V_{OUT1CFG}/V_{TRIM1CFG}$  can affect the  $V_{OUT1}$  range setting (MFR\_PWM\_MODE<sub>1</sub>[1]) and loop gain.

**SYNC (E7):** PWM Clock Synchronization Input and Open-Drain Output Pin. The setting of the FREQUENCY\_SWITCH command dictates whether the LTM4677 is a “sync master” or “sync slave” module. When the LTM4677 is a sync master, FREQUENCY\_SWITCH contains the commanded switching frequency of Channels 0 and 1—in PMBus linear data format—and it drives its SYNC pin low for 500ns at a time, at this commanded rate. Whereas, a sync slave uses MFR\_CONFIG\_ALL[4] = 1<sub>b</sub> and does not pull its SYNC pin low. The LTM4677’s PLL synchronizes the LTM4677’s PWM clock to the waveform present on the SYNC pin—and therefore, a resistor pull-up to 3.3V is required in the application, regardless of whether the LTM4677 is a sync master or slave. EXCEPTION: driving the SYNC pin with an external clock is permissible; see the Applications Information section for details.

**SCL (E6):** Serial Bus Clock Open-Drain Input (Can Be an Input and Output, if Clock Stretching is Enabled). A pull-up resistor to 3.3V is required in the application for digital communication to the SMBus master(s) that nominally drive this clock. The LTM4677 will never encounter scenarios where it would need to engage clock stretching unless SCL communication speeds exceed 100kHz—and even then, LTM4677 will not clock stretch unless clock stretching is enabled by means of setting MFR\_CONFIG\_ALL[1] = 1<sub>b</sub>. The factory-default NVM configuration setting has MFR\_CONFIG\_ALL[1] = 0<sub>b</sub>: clock stretching disabled. If communication on the bus at clock speeds above 100kHz is required, the user’s SMBus master(s) need to implement clock stretching support to assure solid serial bus communications, and only then should MFR\_CONFIG\_ALL[1] be set to 1<sub>b</sub>. When clock stretching is enabled, SCL becomes a bidirectional, open-drain output pin on LTM4677.

**SDA (D6):** Serial Bus Data Open-Drain Input and Output. A pull-up resistor to 3.3V is required in the application.

**ALERT (E5):** Open-Drain Digital Output. A pull-up resistor to 3.3V is required in the application only if SMBALERT interrupt detection is implemented in one’s SMBus system.

\* In applications where  $V_{OUT0}$  and  $V_{OUT1}$  are paralleled, the respective  $V_{OUTnCFG}$  and  $V_{TRIMnCFG}$  pin-pairs can be electrically connected together; common RCONFIG resistors can be applied, whose values are half of what is prescribed in Table 2 and Table 3. See Figure 27, for example.

## PIN FUNCTIONS

**SHARE\_CLK (H7):** Share Clock, Bidirectional Open-Drain Clock Sharing Pin. Nominally 100kHz. Used for synchronizing the time base between multiple LTM4677s (and any other ADI devices with a SHARE\_CLK pin)—to realize well-defined rail sequencing and rail tracking. Tie the SHARE\_CLK pins of all such devices together; all devices with a SHARE\_CLK pin will synchronize to the fastest clock. A pull-up resistor to 3.3V is required when synchronizing the time base between multiple devices. If synchronizing the time base between multiple devices is not needed and MFR\_CHAN\_CONFIG $n$ [2]=0 $_b$ , only then is a pull-up resistor not required.

**GPIO $_0$ , GPIO $_1$  (E4 and F4, Respectively):** Digital, Programmable General Purpose Inputs and Outputs. Open-drain outputs and/or high impedance inputs. The LTM4677's factory-default NVM configurations for MFR\_GPIO\_PROPAGATE $_n$ =0x6893—and MFR\_GPIO\_RESPONSE $_n$ =0xC0—are such that: (1) when a channel-specific fault condition is detected—such as channel OT (overtemperature) or output UV/OV—the respective GPIO $_n$  pin pulls logic low; (2) when a non-channel specific fault condition is detected—such as input OV or control IC OT—both GPIO $_n$  pins pull logic low; (3) the LTM4677 ceases switching action on Channel 0 and 1 when its respective GPIO $_n$  pin is logic low. Most significantly, this default configuration provides for graceful integration and interoperation of LTM4677 with paralleled channel(s) of other LTM4677(s)—in terms of properly coordinating efforts in starting, ceasing, and resuming switching action and output voltage regulation, in unison—all without GUI intervention or the need to “custom-preprogram” module NVM contents. Pull-up resistors from GPIO $_n$  to 3.3V are required for proper operation in the vast majority of applications. (Only if the LTM4677's MFR\_GPIO\_RESPONSE $_n$  value were set to 0x00 might pull-ups be unnecessary. See the Applications Information section for details.)

**WP (K6):** Write Protect Pin, Active High. An internal 10 $\mu$ A current source pulls this pin to V $_{DD33}$ . If WP is open circuit or logic high, only I $^2$ C writes to PAGE, OPERATION, CLEAR\_FAULTS, MFR\_CLEAR\_PEAKS and MFR\_EE\_UNLOCK are supported. Additionally, Individual faults can be cleared by writing 1 $_b$ 's to bits of interest in registers prefixed with “STATUS”. If WP is low, I $^2$ C writes are unrestricted.

**RUN $_0$ , RUN $_1$  (F5 and F6, Respectively):** Enable Run Input for Channels 0 and 1, Respectively. Open-drain input and output. Logic high on these pins enables the respective outputs of the LTM4677. These open-drain output pins hold the pin low until the LTM4677 is out of reset and SV $_{IN}$  is detected to exceed VIN\_ON. A pull-up resistor to 3.3V is required in the application. The LTM4677 pulls RUN $_0$  and/or RUN $_1$  low, as appropriate, when a global fault and/or channel-specific fault occurs whose fault response is configured to latch off and cease regulation; issuing a CLEAR\_FAULTS command via I $^2$ C or power-cycling SV $_{IN}$  is necessary to restart the module, in such cases. Do not pull RUN logic high with a low impedance source.

**TSNS $_{0a}$ , TSNS $_{0b}$  (D5 and C5, Respectively):** Channel 0 Temperature Excitation/Measurement and Thermal Sensor Pins, Respectively. Connect TSNS $_{0a}$  to TSNS $_{0b}$ . This allows the LTM4677 to monitor the Power Stage Temperature of Channel 0.

**TSNS $_{1a}$ , TSNS $_{1b}$  (J5 and K5, Respectively):** Channel 1 Temperature Excitation/Measurement and Thermal Sensor Pins, Respectively. In most applications, connect TSNS $_{1a}$  to TSNS $_{1b}$ . This allows the LTM4677 to monitor the Power Stage Temperature of Channel 1. See the Applications Information section for information on how to use TSNS $_{1a}$  to monitor a temperature sensor external to the module, e.g., a PN junction on the die of a microprocessor.

## PIN FUNCTIONS

**COMP<sub>0a</sub>, COMP<sub>1a</sub> (E8 and H8, Respectively):** Current Control Threshold and Error Amplifier Compensation Nodes for Channels 0 and 1, Respectively. The trip threshold of each channel's current comparator increases with a respective rise in COMP<sub>na</sub> voltage. Small filter capacitors (22pF) internal to the LTM4677 on these COMP pins (terminated to SGND) introduce high frequency roll off of the error-amplifier response, yielding good noise rejection in the control loop. See COMP<sub>0b</sub>/COMP<sub>1b</sub>.

**ISNS0a<sup>+</sup>, ISNS0b<sup>+</sup> (F2 and F1, Respectively):** Internal No Connection Pins. Connect both pins together for backward compatibility to LTM4676A and LTM4675.

**ISNS1a<sup>+</sup>, ISNS1b<sup>+</sup> (H2 and H1, Respectively):** Internal No Connection Pins. Connect both pins together for backward compatibility to LTM4676A and LTM4675.

**ISNS0a<sup>-</sup>, ISNS0b<sup>-</sup> (E2 and E1, Respectively):** Internal No Connection Pins. Connect both pins together for backward compatibility to LTM4676A and LTM4675.

**ISNS1a<sup>-</sup>, ISNS1b<sup>-</sup> (G2 and G1, Respectively):** Internal No Connection Pins. Connect both pins together for backward compatibility to LTM4676A and LTM4675.

**COMP<sub>0b</sub>, COMP<sub>1b</sub> (D8 and J8, Respectively):** Internal Loop Compensation Networks for Channels 0 and 1, Respectively. For the vast majority of applications, the internal, default loop compensation of the LTM4677 is suitable to apply "as is", and yields very satisfactory results: apply the default loop compensation to the control loops of Channels 0 and 1 by simply connecting COMP<sub>0a</sub> to COMP<sub>0b</sub> and COMP<sub>1a</sub> to COMP<sub>1b</sub>, respectively. Whereas, when more specialized applications require a personal touch the optimization of control loop response, this can be easily accomplished by connecting (an) R-C network(s) from COMP<sub>0a</sub> and/or COMP<sub>1a</sub>—terminated to SGND—and leaving COMP<sub>0b</sub> and/or COMP<sub>1b</sub> open, as desired.

**DNC (C10, E11, H11, K10):** Do not connect these pins to external circuitry. Float these pins. Solder these pins to mounting pads on the PC board for mechanical integrity.

**SNUB<sub>0</sub> (A5):** Access to Channel 0 Switching Stage Snubber Capacitor. Connecting an optional resistor from SNUB<sub>0</sub> to GND can reduce radiated EMI, with only a minor penalty towards power conversion efficiency. See the Applications Information section. Pin should otherwise be left open.

**SNUB<sub>1</sub> (M5):** Access to Channel 1 Switching Stage Snubber Capacitor. Connecting an optional resistor from SNUB<sub>1</sub> to GND can reduce radiated EMI, with only a minor penalty towards power conversion efficiency. See the Applications Information section. Pin should otherwise be left open.

**SIMPLIFIED BLOCK DIAGRAM**





Figure 1. Simplified LTM4677 Block Diagram

**DECOUPLING REQUIREMENTS**  $T_A = 25^\circ\text{C}$ . Using Figure 1 configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$C_{INH}$	External High Frequency Input Capacitor Requirement ( $5.75\text{V} \leq V_{IN} \leq 16\text{V}$ , $V_{OUTn}$ Commanded to 1.000V)	$I_{OUT0} = 18\text{A}$ $I_{OUT1} = 18\text{A}$		44		$\mu\text{F}$
$C_{OUTnHF}$	External High Frequency Output Capacitor Requirement ( $5.75\text{V} \leq V_{IN} \leq 16\text{V}$ , $V_{OUTn}$ Commanded to 1.000V)	$I_{OUT0} = 18\text{A}$ $I_{OUT1} = 18\text{A}$		400		$\mu\text{F}$


# FUNCTIONAL DIAGRAM




4677FD

## TEST CIRCUITS

**Test Circuit 1. LTM4677 ATE High  $V_{IN}$  Operating Range Configuration,  $5.75V \leq V_{IN} \leq 16V$**



**Test Circuit 2. LTM4677 ATE Low  $V_{IN}$  Operating Range Configuration,  $4.5V \leq V_{IN} \leq 5.75V$**



## OPERATION

### POWER MODULE INTRODUCTION

The LTM4677 is a highly configurable dual 18A output standalone nonisolated switching mode step-down DC/DC power supply with built-in EEPROM NVM (non-volatile memory) with ECC and I<sup>2</sup>C-based PMBus/SMBus 2-wire serial communication interface capable of 400kHz SCL bus speed. Two output voltages can be regulated ( $V_{OUT0}$ ,  $V_{OUT1}$ —collectively,  $V_{OUTn}$ ) with a few external input and output capacitors and pull-up resistors. Readback telemetry data of average input and output voltages and currents, Channel PWM duty cycles, and module temperatures are continually digitized cyclically by an integrated 16-bit ADC (analog-to-digital converter). Many fault thresholds and responses are customizable. Data can be autonomously saved to EEPROM when a fault occurs, and the resulting fault log can be retrieved over I<sup>2</sup>C at a later time, for analysis.

The LTM4677 provides precisely regulated output voltages between 0.6VDC to 1.8VDC ( $\pm 0.5\%$  above 1VDC,  $\pm 5\text{mV}$  below 1VDC). The target output voltage can be set according to pin-strapping resistors ( $V_{OUTnCFG}$  and  $V_{TRIMnCFG}$  pins), NVM/register settings, and can be altered on the fly via the I<sup>2</sup>C interface. The output voltage can be modified by the user at any time with a write to PMBus VOUT\_COMMAND. Executing this command has a typical latency less than 10ms. Writes to PMBus OPERATION have a typical latency less than 1ms. The NVM factory-default switching frequency is 500kHz and the phase-interleaving angle between its two channels is 180°. Channel switching frequency, phase angle, and phase relationship with the falling edge of the SYNC pin waveform can be configured according to a pin-strap resistor ( $F_{SWPHCFG}$  pin) and NVM/register settings—though, not on the fly during regulation. The 7-bit I<sup>2</sup>C slave address of the module defaults to the value retrieved from MFR\_ADDRESS[6:0] at power-up (factory default: 0x4F), but the least significant four bits of the address are set by resistor pin-strapping the ASEL pin. Bits[6:4] of MFR\_ADDRESS can be written and stored to EEPROM. Between the ASEL resistor pin-strap and user-configurable MFS\_ADDRESS[6:4], the LTM4677 can take on any 7-bit slave address desired. With the exception of the ASEL pin, the module can be configured to ignore all pin-strap resistors, if desired (see MFR\_CONFIG\_ALL[6]).

Table 1 provides a summary of LTM4677's supported PMBus commands. For details on the supported commands, payloads and data formats see Appendix C: PMBus Command Details.

For introductory information about the PMBus Specification, see Appendix A: Similarity Between PMBus, SMBus and I<sup>2</sup>C 2-Wire Interface. For information about the data communication link layer and timing diagrams, see Appendix B: PMBus Serial Digital Interface.

Major features of the LTM4677 strictly from a DC/DC converter power delivery point of view are as follows:

- Up to 18A Output Current Delivery from Each of Two Integrated Power Stages (See Front Page Figure)—or Up to 36A Output, Combined (See Figure 27).
- Wide Input Voltage Range: DC/DC Step-Down Conversion from 5.75V to 16V Input (See Figure 56).
- DC/DC Step-Down Conversion from 4.5V to 5.75V Input, Connecting  $SV_{IN}$  to  $INTV_{CC}$  (See Figure 27).
- DC/DC Step-Down Conversion Possible from Less Than 4.5V Input When an Auxiliary 5V Bias Supply Powers  $SV_{IN}$  and  $INTV_{CC}$  (See Figure 28).
- Output Voltage Range: 0.5V to 1.8V on  $V_{OUT0}$  and  $V_{OUT1}$ .
- Differential Remote Sensing of  $V_{OUT0}$  ( $V_{OSNS0+}/V_{OSNS0-}$ ). For paralleled outputs, the  $V_{OSNS0+}/V_{OSNS0-}$  pin-pair can be configured as the feedback path for both  $V_{OUT0}$  and  $V_{OUT1}$  (see Figure 27 and, optionally, MFR\_PWM\_CONFIG[7]).
- Start-Up Into a Pre-Biased Load Without Sinking Current.
- Four LTM4677s Can Be Paralleled to Deliver Up to 144A (See Figure 29).
- One LTM4677 Can Be Paralleled with Three LTM4630 Modules to Deliver Up to 144A; Infer Rail Status and Telemetry of Paralleled LTM4630 via the Sole LTM4677 (See Figure 30).
- Discontinuous Mode Operation Available for Higher Light-Load Efficiency (MFR\_PWM\_MODE<sub>n</sub>[0]).

## OPERATION

- Output Current Limit and Overvoltage Protection.
  - Three Integrated Temperature Sensors, Over/Undertemperature Protection.
  - Constant Frequency Peak Current Mode Control.
  - Configurable Switching Frequency, 250kHz to 800kHz; Synchronizable to External Clock; Seven Configurable Channel Phase Interleaving Settings.
  - Integrated Snubber Capacitors Enable EMI Reduction by Placing External Snubber Resistors Adjacent to the Module.
  - Internal Loop Compensation Provided; External Loop Compensation Can Be Applied, if Preferred.
  - Low Profile (16mm × 16mm × 5.01mm) BGA Package Power Solution Requires Only Input and Output Capacitors; at Most, Nine Pull-Up Resistors for Open-Drain Digital Signals; at Most, Six Pull-Down Resistors to Configure All Possible Pin-Strapping Options.
- Features of the LTM4677 that enable power system management, rail sequencing, and fault monitoring and reporting are as follows:
- I<sup>2</sup>C-based PMBus/SMBus 2-Wire Serial Communication Interface (SDA, SCL) with  $\overline{\text{ALERT}}$  Interrupt Pin, SCL Clock Capable of 400kHz Bus Communication Speeds with Clock Low Extending—or 100kHz, Otherwise.
  - Configurable Output Voltage.
  - Configurable Input Undervoltage Comparators (UVLO Rising, UVLO Falling).
  - Configurable Switching Frequency.
  - Configurable Current Limit.
  - Configurable Output Over/Undervoltage Comparators.
  - Configurable Turn-On and Turn-Off Delay Times.
  - Configurable Output Ramp Rise and Fall Times.
  - Non-Volatile Configuration Memory (NVM EEPROM) with ECC to Configure Aforementioned Settings, and More—Yielding Standalone Operation, if Desired, and Also Enabling In-Situ Changes to the LTM4677's Configuration in Embedded Designs.
  - Monitoring and Reporting of Telemetry Data: Average Output and Input Currents and Voltages, Internal Temperatures, and Power Stage Duty Cycles—Continuously Digitized Cyclically by a 16-Bit ADC.
    - Peak Observed Output Current and Voltage, Input Voltage, and Module Temperatures Can Be Polled and Cleared/Reset.
    - ADC Latency Not Greater Than 90ms, Nominal.
  - Monitoring, Reporting, and Configurable Response to Latching and Non-Latching Individual Fault and/or Warning Status, Including but Not Limited to:
    - Output Over/Undervoltages.
    - Input (SV<sub>IN</sub>) Over/Undervoltages.
    - Module Input and Power Stage Output Overcurrents.
    - Module Power Stage Over/Undertemperatures.
    - Internal Control IC Overtemperature.
    - Communication, Memory and Logic (CML) Faults.
  - Fault Logging Upon Detection of a Fault Condition. The LTM4677 Can Be Configured to Automatically Upload a Fault Log to Its NVM, Consisting of: an Uptime Counter, Peak Observed Telemetry, Telemetry Gathered from the Six Most Recent Rounds of Cyclical ADC Data Leading Up to the Detection of the Fault That Triggered Fault Log Writing, and Fault Status Associated with That ADC History.



## OPERATION

- Two Configurable Open-Drain General Purpose Input/Output Pins ( $\overline{\text{GPIO}}_0$ ,  $\overline{\text{GPIO}}_1$ ), Which Can Be Used for:
  - Fault Reporting, e.g., as a System Interrupt Signal.
  - Coordinating Turn-On/Off of the LTM4677 in Multiphase/Multirail Systems.
  - Propagating an Unfiltered Power Good Signal (Output of a  $V_{\text{OUT}n}$  Undervoltage Comparator) to Command Turn-On/Off of a Downstream Rail.
- A Write Protect (WP) Pin and Configurable WRITE\_PROTECT Register to Protect the Internal Configuration of RAM and NVM Against Unintended Changes via I<sup>2</sup>C.
- Any 7-Bit Slave Address Can Be Assigned to the LTM4677 (0x4F Default), Configured by Resistor Pin Strapping the ASEL Pin and User-Editable Bits [7:4] of MFR\_ADDRESS.
- Time-Base Interconnect (SHARE\_CLK, 100kHz Heartbeat) for Synchronization in the Time Domain Between Multiple LTM4677s.
- Optional External Configuration Resistors (RCONFIGs) for Setting Start-Up Output Voltages, Switching Frequency and Channel-to-Channel Phase Interleaving Angle.
- 16 Supported Slave Addresses (0x4F Default), Configured by Resistor Pin Strapping the ASEL Pin.

## POWER MODULE CONFIGURABILITY AND READBACK DATA

This section of the data sheet describes in detail all the configurable features and readable data of the LTM4677 accessible via I<sup>2</sup>C. The relevant command code name(s) are indicated by use of all capital letters, e.g., “VIN\_ON”. Refer to Table 1 and Appendix C: PMBus Command Details of this data sheet for details of the command code, payload size, data format and factory-default value for each register name of interest. Specific register bits of some registers are indicated with the use of brackets, i.e., “[ ]”. The least significant bit (LSB) of a

register is bit number zero, indicated by “[0]”. The most significant bit of a byte-long (8-bit-long) register is bit number seven, indicated by “[7]”. The most significant bit (MSB) of a word-long (16-bit-long) register is bit number fifteen, indicated by “[15]”. Multiple bits of a register can be alluded to with the use of a colon, e.g., bits 2, 1 and 0 of the MFR\_PWM\_CONFIG register are indicated by “MFR\_PWM\_CONFIG[2:0]”. Bits can take on values of 0<sub>b</sub> or 1<sub>b</sub>. The subscripted “<sub>b</sub>” suffix indicates the number’s value is in binary. Values in hexadecimal are indicated with a “0x” prefix. For example, decimal value “89” is indicated by 0x59 and 01011001<sub>b</sub> (8-bit-long values), as well as 0x0059 and 000000001011001<sub>b</sub> (16-bit-long values).

One further shorthand notion the reader will notice is the italicized “*n*” or “*n*”. “*n*” can take on a value of 0 or 1—and provides an easy way to refer to registers which are paged commands, i.e., register names which have the same command code value but can be configured independently (or yield channel-specific telemetry) for Channel 0 (Page 0, or 0x00) vs Channel 1 (Page 1, or 0x01). Registers lacking an “*n*” are therefore easily identified as being global in nature, i.e., common to both Channels/Outputs. For example, the switching frequency setting commanded by register FREQUENCY\_SWITCH is common to both channels, and lacks “*n*”. Another example: the READ\_VIN register contains the digitized input voltage as seen at the SV<sub>IN</sub> pin, and SV<sub>IN</sub> is unique, i.e., common to both Channels. Whereas, the nominal commanded output voltage is indicated by the register VOUT\_COMMAND<sub>*n*</sub>. The “*n*” indicates that VOUT\_COMMAND can be set differently for Channel 0 vs Channel 1. Executing the PAGE Command (Command Code 0x00) with payload 0x00 sets the LTM4677 to write/read data pertaining to Channel 0 in all subsequent I<sup>2</sup>C transactions until the Page is changed. Executing the PAGE Command with payload 0x01 sets the LTM4677 to write/read data pertaining to Channel 1 in all subsequent I<sup>2</sup>C transactions until the Page is changed. Executing the PAGE Command with payload 0xFF sets the LTM4677 to write data pertaining to Channels 0 and 1 in all subsequent I<sup>2</sup>C write transactions until the Page is

## OPERATION

changed. Reads from and writes to global registers do not require setting the Page to 0xFF. Reads from channel-specific (i.e., non-global) registers when the Page is set to 0xFF result in the LTM4677 reporting the value on Page 0x00 (i.e., Channel 0-specific data).

The list below itemizes aspects of the LTM4677 relating to power supply functions that are configurable by I<sup>2</sup>C communications—provided the state of the WP (write protect) pin and the WRITE\_PROTECT register value permit the I<sup>2</sup>C writes—and by EEPROM settings:

- Output Start-Up Voltages ( $V_{OUT\_COMMAND_n}$ ), the Maximum Commandable Output Voltages ( $V_{OUT\_MAX_n}$ ), Output Margin High ( $V_{OUT\_MARGIN\_HIGH_n}$ ) and Margin Low ( $V_{OUT\_MARGIN\_LOW_n}$ ) Command Voltages, and Output Over/Undervoltage Warning and Fault Thresholds ( $V_{OUT\_OV\_WARN\_LIMIT_n}$ ,  $V_{OUT\_OV\_FAULT\_LIMIT_n}$ ,  $V_{OUT\_UV\_WARN\_LIMIT_n}$ , and  $V_{OUT\_UV\_FAULT\_LIMIT_n}$ ). Additionally, these Values Can Be Configured at  $SV_{IN}$  Power-Up According to Resistor-Pin Strapping of the  $V_{OUT0CFG}$ ,  $V_{TRIM0CFG}$ ,  $V_{OUT1CFG}$  and/or  $V_{TRIM1CFG}$  Pins, Provided  $MFR\_CONFIG\_ALL[6] = 0_b$ .
- Output Voltages, On the Fly, Including Transition Rate ( $\Delta V/\Delta t$ ),  $V_{OUT\_TRANSITION\_RATE_n}$ —Either by I<sup>2</sup>C Writes to the  $V_{OUT\_COMMAND_n}$ ,  $V_{OUT\_MARGIN\_HIGH_n}$ , or  $V_{OUT\_MARGIN\_LOW_n}$  Registers, and/or to the  $OPERATION_n$  Register.
- Input Undervoltage-Lockout, Rising ( $V_{IN\_ON}$ ) and Input Undervoltage Lockout, Falling ( $V_{IN\_OFF}$ ), Based on the  $SV_{IN}$  Pin Voltage.
- Switching Frequency ( $FREQUENCY\_SWITCH$ ) and Channel Phase-Interleaving Angle

( $MFR\_PWM\_CONFIG[2:0]$ ). However, these Parameters Can Be Changed via I<sup>2</sup>C Communications Only When the LTM4677's Channels are Off, i.e., not Switching. Additionally, These Parameters Can Be Configured at  $SV_{IN}$  Power-Up According to Resistor-Pin Strapping of the  $F_{SWPHCFG}$  Pin, Provided  $MFR\_CONFIG\_ALL[6] = 0_b$ .

- Output Voltage Turn On and Turn Off Sequencing and Associated Watchdog Timers, Namely:
  - Output Voltage Turn-On Delay Time (the Time Delay from the LTM4677 Being Commanded to Turn On, e.g., by the  $RUN_n$  Pin Toggling from Logic Low to High, Before Switching Action Commences.  $TON\_DELAY_n$ ).
  - Output Voltage Soft-Start Ramp-Up Time ( $TON\_RISE_n$ ).
  - The Amount of Time ( $TON\_MAX\_FAULT\_LIMIT_n$ ) Permitted to Elapse After the LTM4677 is Commanded to Turn On, e.g., by the  $RUN_n$  Pin Toggling from Logic Low to High, After Which, If the Output Voltage Fails to Exceed the Output Undervoltage Fault Threshold ( $V_{OUT\_UV\_FAULT\_LIMIT_n}$ ), the LTM4677's Output ( $V_{OUT_n}$ ) is Declared to Have Not Come Up in a Timely Manner.
  - The LTM4677's Response to Any Such Aforementioned  $TON\_MAX\_FAULT\_LIMIT_n$  Event ( $TON\_MAX\_FAULT\_RESPONSE_n$ ).
  - Output Voltage Soft-Stop Ramp-Down Time ( $TOFF\_FALL_n$ ).
  - Output Voltage Turn-Off Delay Time (the Time Delay from the LTM4677 Being Commanded to Turn Off, e.g., by the  $RUN_n$  Pin Toggling from Logic High to Low, Before Switching Action Ceases.  $TOFF\_DELAY_n$ ).

## OPERATION

- When Commanded to Turn Off its Output—or, When Turning Off its Output in Response to a Fault—Configuring Whether the LTM4677's Output ( $V_{OUTn}$ ) Becomes High Impedance (“High-Z” or “Three State”—turning off both  $MT_n$  and  $MB_n$  in the Power Stage). (“Immediate Off”,  $ON\_OFF\_CONFIG_n[0] = 1_b$  vs Configuring the Output Voltage to Be Ramped Down According to  $TOFF\_FALL_n$  and/or  $TOFF\_DELAY_n$  Settings,  $ON\_OFF\_CONFIG_n[0] = 0_b$ ).
- The Amount of Time ( $TOFF\_MAX\_WARN\_LIMIT_n$ ) Permitted to Elapse After the LTM4677 is Supposed to Have Turned Off its Output, i.e., at the End of the Period Dictated by  $TOFF\_FALL_n$ , After Which, If the Output Voltage Has Not Fallen Below 12.5% of the Former Target Voltage of Regulation, the LTM4677's Output ( $V_{OUTn}$ ) is Declared to Have Not Powered Down in a Timely Manner.
- Configurable Output Voltage Restart Time. Subsequent to the  $RUN_n$  Pin Being Pulled Low, the LTM4677 Pulls  $RUN_n$  Logic Low, Itself, and the Output Cannot Be Restarted Until a Minimum Time Has Elapsed—the Restart Delay Time. This Delay Assures Proper Sequencing of All System Rails. The Minimum Restart Delay Processed By the LTM4677 is the Longer of ( $TOFF\_DELAY_n + TOFF\_FALL_n + 136ms$ ) vs the Commanded  $MFR\_RESTART\_DELAY_n$  Register Value. At the End of This Delay, the LTM4677 Releases its  $RUN_n$  Pin.
- Configurable Fault-Hiccup Retry Delay Time. When a Fault Occurs in Which the LTM4677's Fault Response Behavior to That Fault Is to Reattempt Power-Up of its Output Voltage After Said Fault Ceases to Be Present (e.g., “Infinite Retry”), the Delay Time for the LTM4677 to Re-engage Switching Action Is the Longer of the  $MFR\_RETRY\_DELAY_n$  Time vs the Time Required for the Output to Decay Below 12.5% of the Formerly Commanded Output Voltage Value (Unless This Latter Most Criteria, i.e., Requiring the Output to Decay Below 12.5% Is Negated By the Setting of  $MFR\_CHAN\_CONFIG_n[0]$  to “ $1_b$ ”—Which is the LTM4677's Factory-NVM Default Setting).
- Output Over/Undervoltage Fault Responses ( $V_{OUT\_OV\_FAULT\_RESPONSE_n}$ ,  $V_{OUT\_UV\_FAULT\_RESPONSE_n}$ ).
- Time-Averaged Current Limit Warning and Instantaneous Peak (Cycle-by-Cycle) Fault Thresholds, and Fault Response ( $I_{OUT\_OC\_WARN\_LIMIT_n}$ ,  $I_{OUT\_OC\_FAULT\_LIMIT_n}$ ,  $I_{OUT\_OC\_FAULT\_RESPONSE_n}$ ).
- Channel ( $V_{OUT0}$ ,  $V_{OUT1}$ ) Overtemperature Warning and Fault Thresholds, and Fault Response ( $OT\_WARN\_LIMIT_n$ ,  $OT\_FAULT\_LIMIT_n$ ,  $OT\_FAULT\_RESPONSE_n$ ).
- Channel ( $V_{OUT0}$ ,  $V_{OUT1}$ ) Undertemperature Fault Thresholds and Fault Response ( $UT\_FAULT\_LIMIT_n$ ,  $UT\_FAULT\_RESPONSE_n$ ).
- Input Overvoltage Fault Threshold and Response ( $V_{IN\_OV\_FAULT\_LIMIT}$ ,  $V_{IN\_OV\_FAULT\_RESPONSE}$ ), Based on the  $SV_{IN}$  Pin Voltage.
- Input Undervoltage Warning Threshold ( $V_{IN\_UV\_WARN\_LIMIT}$ ) Based on the  $SV_{IN}$  Pin Voltage.
- Module Input Overcurrent Warning Threshold ( $I_{IN\_OC\_WARN\_LIMIT}$ )

The control IC within the LTM4677 module ceases switching action if control IC temperature exceeds 160°C (Note 12). The control IC resumes operation after a 10°C cool-down hysteresis. Note that these typical parameters are based on measurements in a lab oven and are not production tested. This overtemperature protection is intended to protect the device during momentary overload conditions. The maximum rated junction temperature will be exceeded when this protection is active. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.

## OPERATION

### TIME-AVERAGED AND PEAK READBACK DATA

Time-averaged telemetry readback data accessible via I<sup>2</sup>C communications follow:

- Channel Output Current (READ\_IOUT<sub>n</sub>) and Peak Observed Value of READ\_IOUT<sub>n</sub> (MFR\_IOUT\_PEAK<sub>n</sub>).
- Channel Output Voltage (READ\_VOUT<sub>n</sub>) and Peak Observed Value of READ\_VOUT<sub>n</sub> (MFR\_VOUT\_PEAK<sub>n</sub>).
- Channel Output Power (READ\_POUT<sub>n</sub>).
- Channel Input Current (MFR\_READ\_IIN<sub>n</sub>) and Module Input Current (READ\_IIN).
- Channel Temperatures (READ\_TEMPERATURE\_1<sub>n</sub>) and Peak Observed Values of READ\_TEMPERATURE\_1<sub>n</sub> (MFR\_TEMPERATURE\_1\_PEAK<sub>n</sub>).
- Control IC Temperature (READ\_TEMPERATURE\_2) and Peak Observed Value (MFR\_TEMPERATURE\_2\_PEAK).
- Input Voltage (READ\_VIN), Based on the Voltage of the SV<sub>IN</sub> Pin, and Peak Observed Value of READ\_VIN (MFR\_VIN\_PEAK).
- Channel Topside Power MOSFET (MT<sub>n</sub>) Duty Cycle (READ\_DUTY\_CYCLE<sub>n</sub>)

Digitized cyclical telemetry is available at a 10Hz update rate, typical. Through the use of the MFR\_ADC\_CONTROL command, some signals of interest can be digitized more frequently—up to a 125Hz update rate, typical. Availability of newly digitized telemetry data can be made known via the MFR\_ADC\_TELEMETRY\_STATUS command.

Peak observed values of telemetry readback data can be cleared with the MFR\_CLEAR\_PEAKS I<sup>2</sup>C command, provided the WRITE\_PROTECT register value permits it. (Executing MFR\_CLEAR\_PEAKS can be performed regardless of the state of the WP pin.)

Details on the LTM4677's Fault Log Feature follow:

- Fault Logging is Enabled When MFR\_CONFIG\_ALL[7] = 1<sub>b</sub>.
- A Fault Log is Present in NVM When STATUS\_MFR\_SPECIFIC<sub>n</sub>[3] Reports “1<sub>b</sub>”, Which Is Propagated to the MFR Bit (Bit 12) of the STATUS\_WORD Register.

- Retrieving Fault Log Data, if Present, Is Performed with the MFR\_FAULT\_LOG Command. 147 Bytes of Data are Retrieved Using the PMBus-Defined Variant to the SMBus Block Read Protocol.
- The Fault Log Contents in NVM, if Present, Are Cleared By Executing the MFR\_FAULT\_LOG\_CLEAR Command.
- The Fault Log Will Not Be Written if a Fault Log Is Already Present in NVM.
- The LTM4677 Can Be Forced to Write a Fault Log to Its NVM by Executing the MFR\_FAULT\_LOG\_STORE Command; the LTM4677 Will Behave as if a Channel Faulted Off. Note the command is NACKed and a CML fault is reported if a Fault Log is already present at the time of executing MFR\_FAULT\_LOG\_STORE.

When an external stimulus pulls the LTM4677's  $\overline{\text{GPIO}}_n$  pin(s) logic low, the respective channel (V<sub>OUT<sub>n</sub></sub>) either: takes no action on it, i.e., ignores it completely—if MFR\_GPIO\_RESPONSE<sub>n</sub> = 0x00; or, turns off immediately, i.e., the power stage(s) become high impedance (“inhibited”)—if MFR\_GPIO\_RESPONSE<sub>n</sub> = 0xC0.

The MFR\_GPIO\_PROPAGATE<sub>n</sub> register contents configure which fault(s) cause the LTM4677 to pull its  $\overline{\text{GPIO}}_n$  pin(s) logic low.

I<sup>2</sup>C communications are originated by the user's (system's) I<sup>2</sup>C master device. Writes/reads to/from Channel 0 of the LTM4677 (V<sub>OUT0</sub>: PAGE 0x00), to/from Channel 1 of the LTM4677 (V<sub>OUT1</sub>: PAGE 0x01), or writes to both Channels 0 and 1 of the LTM4677 (V<sub>OUT0</sub> and V<sub>OUT1</sub>: PAGE 0xFF) are possible. The target channel(s) of interest are selected by the I<sup>2</sup>C master by executing the PAGE command and sending the appropriate argument (0x00, 0x01, 0xFF) in the payload. The PAGE command is unrestricted, i.e., not affected by the WP pin or WRITE\_PROTECT register settings.

The LTM4677 always responds to its global slave addresses, 0x5A and 0x5B. Commands sent to the global address 0x5A act the same as if the PAGE command were set to 0xFF, i.e., received commands are written to both channels simultaneously. Commands sent to the global

## OPERATION

address 0x5B are applied to the PAGE active at the time of the global address transaction, i.e., allows channel-specific command of all LTM4677 devices on the bus.

I<sup>2</sup>C commands not listed above that relate to Fault Status and EEPROM NVM Operations follow. Writing of the following is possible provided the state of the WP (write protect) pin and the WRITE\_PROTECT register value permits the I<sup>2</sup>C writes:

- Soliciting (Reading) Module Fault Status and Clearing (Writing) Module Fault Status (CLEAR\_FAULTS, STATUS\_BYTE<sub>n</sub>, STATUS\_WORD<sub>n</sub>, STATUS\_VOUT<sub>n</sub>, STATUS\_IOUT<sub>n</sub>, STATUS\_INPUT, STATUS\_TEMPERATURE<sub>n</sub>, STATUS\_CML [Communications, Memory, and/or Logic], and STATUS\_MFR\_SPECIFIC<sub>n</sub> [Miscellaneous]).
  - Storing the LTM4677's User-Writable RAM Register Data to the EEPROM NVM (STORE\_USER\_ALL).
  - An Alternate Means to the STORE\_USER\_ALL Command to Directly Erase and Write the LTM4677's EEPROM Contents, Protected by Unlock Keys, to Facilitate Programming of the LTM4677 EEPROM in Environments Such as ICT (In-Circuit Test) and Bulk Programming by, e.g., Embedded Hardware or by the LTpowerPlay GUI. Also, a Means to Directly Read the LTM4677 EEPROM Contents (MFR\_EE\_UNLOCK, MFR\_EE\_ERASE, MFR\_EE\_DATA).
  - Instigating a Reset of the LTM4677 without Power-Cycling SV<sub>IN</sub> Power (MFR\_RESET). The MFR\_RESET Command Triggers the Download of EEPROM NVM Data to RAM Registers, as if SV<sub>IN</sub> Power had been cycled.
  - Forcing a Download of EEPROM NVM Data to RAM Registers (RESTORE\_USER\_ALL). This is indistinguishable from Executing MFR\_RESET.
- Other data that can be obtained from the LTM4677 via I<sup>2</sup>C communications are as follows:
- Soliciting the LTM4677 for its PMBus Capabilities, as Defined by PMBus (CAPABILITY):
    - PEC (Packet Error Checking). Note, the LTM4677 Requires Valid PEC in I<sup>2</sup>C Communications when MFR\_CONFIG\_ALL[2] = 1<sub>b</sub>. The NVM Factory-Default Configuration is MFR\_CONFIG\_ALL[2] = 0<sub>b</sub>, i.e., PEC Not Required.
    - I<sup>2</sup>C Communications Can Be Supported at Up to 400kHz SCL Bus Speed. Note, Clock Low Extending (Clock Stretching) Must Be Enabled On the LTM4677 to Ensure Robust Communications Above 100kHz SCL Bus Speeds, i.e., MFR\_CONFIG\_ALL[1] = 1<sub>b</sub>. The NVM Factory-Default Configuration is MFR\_CONFIG\_ALL[1] = 0<sub>b</sub>, i.e. Clock Stretching is Disabled.
    - The LTM4677 Has an  $\overline{\text{SMBALERT}}$  ( $\overline{\text{ALERT}}$ ) Pin and Does Support the SMBus ARA (Alert Response Address) Protocol.
  - Soliciting the Module for the Maximum Output Voltage It Can Be Commanded to Produce (MFR\_VOUT\_MAX<sub>n</sub>).
  - Soliciting the Device for the Data Format of Its Output Voltage-Related Registers (VOUT\_MODE<sub>n</sub>).
  - Soliciting the Device for the Revisions of PMBus Specifications That It Supports (Part I: Rev. 1.2; Part II: Rev 1.2).
  - Soliciting the Device for the Identification of the Manufacturer of the LTM4677, "LTC" (MFR\_ID) and the Manufacturer Code Representing the LTM4677 and Revision, 0x47BX (MFR\_SPECIAL\_ID).
  - Soliciting the Device for Its Part Number, "LTM4677" (MFR\_MODEL).\*
  - Soliciting the Module for Its Serial Number (MFR\_SERIAL).
  - The Digital Status of the LTM4677's I/O Pads and Validity of the ADC (MFR\_PADS) and WP Pin Status (MFR\_COMMON[0]).

\* The MFR\_MODEL value is "LTM4677 ". The value consists of 8 ASCII characters and the last character is a blank space punctuation character (" "), i.e., ASCII code 0x20 or 32d.

## OPERATION

The following list indicates other aspects of the LTM4677 relating to power system management and power sequencing that are configurable by I<sup>2</sup>C communications—provided the state of the WP (write protect) pin and the WRITE\_PROTECT register value permit the I<sup>2</sup>C writes—and by EEPROM settings:

- Providing Multiple Means to Read/Write Data Directly to a Particular Channel of the LTM4677 By Assigning Additional Slave Address for Channels 0 and 1 (MFR\_RAIL\_ADDRESS<sub>n</sub>), the Benefit of Which Is That It Reduces Page Command Usage and Associated I<sup>2</sup>C Traffic. It Also Facilitates Altering the Same Register of Multiple LTM4677 in Unison without Invoking the PMBus Group Command Protocol. See also PAGE\_PLUS\_READ and PAGE\_PLUS\_WRITE.
- Configuring the Output Voltage to Be On or Off by Means Other Than the RUN<sub>n</sub> Pin (ON\_OFF\_CONFIG<sub>n</sub>[3], OPERATION commands)
- Configuring Whether the LTM4677 Performs a CLEAR\_FAULTS Command Upon Itself When Either RUN<sub>n</sub> Pin Toggles from Logic Low to Logic High. (MFR\_CONFIG\_ALL[0]).
- Configuring Whether the LTM4677 Pulls RUN<sub>n</sub> Logic Low When the LTM4677 is Commanded Off By Other Means (MFR\_CHAN\_CONFIG<sub>n</sub>[4]).
- Configuring the Response of the LTM4677 When It Is Commanded to Turn On Its Output Prior to the Completion of Processing TOFF\_DELAY<sub>n</sub> and TOFF\_FALL<sub>n</sub> Power-Down Sequencing (MFR\_CHAN\_CONFIG<sub>n</sub>[3]).
- Configuring Whether the LTM4677's Output Is Disabled When SHARE\_CLK Is Held Low (MFR\_CHAN\_CONFIG<sub>n</sub>[2]).
- Configuring Whether the  $\overline{\text{ALERT}}$  Pin is Pulled Low When GPIO<sub>n</sub> Is Pulled Low by External Stimulus (MFR\_CHAN\_CONFIG<sub>n</sub>[1]).
- Setting the Value of the MFR\_IIN\_OFFSET<sub>n</sub> Registers, Representing an Estimate of the Current Drawn by the SV<sub>IN</sub> Pin. The SV<sub>IN</sub> Pin Current Is Not Measured by the LTM4677 but the MFR\_IIN\_OFFSET<sub>n</sub> Is Used in Computing and Reporting Channel and Total Module Input Currents (MFR\_READ\_IIN<sub>n</sub>, READ\_IIN).
- Three Words (Six Bytes) of the LTM4677's EEPROM That Are Available for Storing User Data. (USER\_DATA\_03<sub>n</sub>, USER\_DATA\_04).
- Invoking or Releasing Several Levels of I<sup>2</sup>C Write Protection (WRITE\_PROTECT).
- Configuring the Bus Timeout for 255ms (MFR\_CONFIG\_ALL[3]=1<sub>b</sub>) if the Host Needs More Time to Complete I<sup>2</sup>C Transactions.
- Determining Whether the User-Editable RAM Register Values Are Identical to the Contents of the User NVM (MFR\_COMPARE\_USER\_ALL).
- Setting the Programmable Output Voltage Range of V<sub>OUT</sub> to a Narrower Range (0.5V to 2.75V) in Order to Achieve a Higher Resolution of V<sub>OUT</sub> Adjustment Than Is Available by Default (MFR\_PWM\_MODE<sub>n</sub>[1]). MFR\_PWM\_CONFIG Cannot Be Changed On the Fly; Switching Action Must Be Off. Note that Altering the V<sub>OUT</sub> Range Alters the Gain of the Control Loop and May Therefore Require Loop Compensation to Be Adjusted.
- Altering the Temperature Coefficient of the LTM4677's Current Sensing Elements, if Needed (MFR\_IOUT\_CAL\_GAIN\_TC<sub>n</sub>) (Uncommon to Alter This Parameter from its NVM-Factory Default Setting).
- Altering the Gain or Offset of the Power Stage Sensors (MFR\_TEMP\_1\_GAIN<sub>n</sub> and MFR\_TEMP\_1\_OFFSET<sub>n</sub>)—or That of the External Temperature Sensor, When an External Temperature Sensor Is Used On the TSNS<sub>1a</sub> Pin. (Uncommon to Alter This Parameter from its NVM-Factory Default Setting).

## OPERATION

- Configuring Whether the LTM4677 Pulls SHARE\_CLK Logic Low When  $SV_{IN}$  Has Fallen Outside Its UVLO Thresholds (MFR\_PWM\_CONFIG[4]). MFR\_PWM\_CONFIG Cannot Be Changed On the Fly; Switching Action Must Be Off (Uncommon to Alter This Parameter from its NVM-Factory Default Setting).
- Configuring Whether the LTM4677's Output Voltage Digital Servos Are Active vs Disengaged (MFR\_PWM\_MODE<sub>n</sub>[6]. Uncommon to Alter This Parameter from its NVM-Factory Default Settings).
- Configuring Whether the LTM4677's Current Limit Range is Set to High Range vs Low Range. (MFR\_PWM\_MODE<sub>n</sub>[7]. Not Recommended to Alter This Parameter from its NVM-Factory Default Settings).

Remaining LTM4677 status that can be queried over I<sup>2</sup>C communications follow:

- Access to Three “Hand-Shaking” Status Bits (MFR\_COMMON[6:4]) to Ease Implementation of PMBus Busy Protocols, i.e., Enabling Fast and Robust System Level Communication Through Polling of These Bits to Infer LTM4677's Readiness to Act on Subsequent I<sup>2</sup>C Writes. (See PMBus Communication and Command Processing, in the section.)
- Providing a Means to Determine Whether the LTM4677 NVM Download to RAM Has Occurred (“NVM Initialized”, MFR\_COMMON[3]).
- Providing a Means Other Than ARA Protocol to Determine Whether the LTM4677 is Pulling ALERT Low (MFR\_COMMON[7]).
- Detecting a SHARE\_CLK Timeout Event (MFR\_COMMON[1]).
- Verifying or Altering the Slave Address of the LTM4677 (MFR\_ADDRESS).

## POWER MODULE OVERVIEW

A dedicated remote-sense amplifier precisely kelvin-senses  $V_{OUT0}$ 's load via the differential pin-pair formed by  $V_{OSNS0}^+$  and  $V_{OSNS0}^-$ .  $V_{OUT0}$  and  $V_{OUT1}$  can be commanded to between 0.5VDC and 1.8VDC. Output voltage readback telemetry is available over I<sup>2</sup>C (READ\_VOUT<sub>n</sub> registers). Peak output voltage readback telemetry is accessible in the MFR\_READ\_VOUT\_PEAK<sub>n</sub> registers. If  $V_{OSNS0}^-$  exceeds  $V_{OSNS0}^+$ , no phase reversal of the differentially-sensed output voltage feedback signal occurs (Note 12). Similarly, no phase reversal occurs when SGND exceeds  $V_{OSNS1}$  (Note 12). For added flexibility, the  $V_{OSNS0}^+/V_{OSNS0}^-$  feedback pins can be configured as the control loop feedback path for both  $V_{OUT0}$  and  $V_{OUT1}$  by setting MFR\_PWM\_CONFIG[7]=1<sub>b</sub>. (See Figure 27).

The typical application schematic is shown in Figure 56 on the back page of this data sheet.

The LTM4677 can operate from input voltages between 5.75V and 16V (see front page figure). In this configuration, INTV<sub>CC</sub> MOSFET driver and control IC bias is generated internally by an LDO fed from  $SV_{IN}$  to produce 5V at up to 100mA peak output current. Additional internal LDOs—3.3V ( $V_{DD33}$ ), derived from INTV<sub>CC</sub>, and 2.5V ( $V_{DD25}$ ), derived from  $V_{DD33}$ —bias the LTM4677's digital circuitry. When INTV<sub>CC</sub> is connected to  $SV_{IN}$ , the LTM4677 can operate from input voltages between 4.5V and 5.75V (see Figure 27). Control IC bias ( $SV_{IN}$ ) is routed independent of the inputs to the power stages ( $V_{IN0}$ ,  $V_{IN1}$ ); this enables step-down DC/DC conversion from less than 4.5V input (see Figure 28), so long as auxiliary power (4.5V ~ 16V) is available to bias the control IC appropriately. Furthermore, the inputs of the two power stages are not connected together internal to the module; therefore, DC/DC step-down conversion from two different source power supplies can be performed.

Per Note 6 of the Electrical Characteristics section, the output current may require derating for some operating scenarios. Detailed derating guidance is provided in the Applications Information section.

## OPERATION

The LTM4677 contains dual integrated constant frequency current mode control buck regulators (Channel 0 and Channel 1) whose built-in power MOSFETs are capable of fast switching speed. The factory NVM-default switching frequency clocks SYNC at 500kHz, to which the regulators synchronize their switching frequency. The default phase-interleaving angle between the channels is 180°. A pin-strapping resistor on  $F_{SWPHCFG}$  configures the frequency of the SYNC clock (switching frequency) and the channel phase relationship of the channels to each other and with respect to the falling edge of the SYNC signal. (Not all possible combinations of switching frequency and phase-angle assignments are settable by resistor pin programming; see Table 4. Configure the LTM4677's NVM to implement settings not available by resistor-pin strapping.) When a  $F_{SWPHCFG}$  pin-strap resistor sets the channel phase relationship of the LTM4677's channels, the SYNC clock is not driven by the module; instead, SYNC becomes strictly a high impedance input and channel switching frequency is then synchronized to SYNC provided by an externally-generated clock or sibling LTM4677 with pull-up resistor to  $V_{DD33}$ . Switching frequency and phase relationship can be altered via the I<sup>2</sup>C interface, but only when switching action is off, i.e., when the module is not regulating either output. See the Applications Information section for details.


Internal feedback loop compensation for Regulator 0 is available by connecting  $COMP_{0a}$  to  $COMP_{0b}$ . (For Regulator 1, the connection is from  $COMP_{1a}$  to  $COMP_{1b}$ .) With current mode control and internal feedback loop compensation, the LTM4677 module has sufficient stability margins and good transient performance with a wide range of output capacitors—even all-ceramic MLCCs. Table 19 provides guidance on input and output capacitors recommended for many common operating conditions. The Analog Devices  $\mu$ Module Power Design Tool is available for transient and stability analysis. Furthermore, expert users who prefer to not make use of the module's internal feedback loop compensation—but instead, tailor the feedback loop compensation specifically for his/her application—may do so by not connecting  $COMP_{na}$  to  $COMP_{nb}$ : the personalized loop compensation network can be applied externally, i.e., from  $COMP_{na}$  to SGND, and leaving  $COMP_{nb}$  open circuit.

The LTM4677 has two general purpose input/output pins, named  $\overline{GPIO}_0$  and  $\overline{GPIO}_1$ . The behavior of these pins is configurable via registers  $MFR\_GPIO\_PROPAGATE_n$  and  $MFR\_GPIO\_RESPONSE_n$ . The  $\overline{GPIO}_n$  pins are high impedance during NVM-download-to-RAM initialization. These pins are intended to perform one of two primary functions, or a hybrid of the two: behave as open-drain, active low fault/warning indicators; and/or, behave as auxiliary RUN pins for their respective  $V_{OUTS}$ . In the former case, the pins can be configured as interrupt pins, pulling active low when output under/overvoltage, input under/overvoltage, input/output overcurrent, overtemperature, and/or communication, memory or logic (CML) fault or warning events are detected by the LTM4677. Factory NVM-default settings configure the LTM4677 for the latter case, enabling the  $\overline{GPIO}_n$  to be bussed to paralleled siblings (paralleled LTM4677 channels and/or modules), for purposes of coordinating orderly power-up and power-down, i.e., in unison. The LTM4677 DC/DC regulator does not feature a traditional “power good” (PGOOD) indicator pin to indicate when the output voltage is within a few percent of the target regulation point. However, the  $\overline{GPIO}_n$  pin can be configured as a PGOOD indicator. If used for event-based sequencing of downstream rails, configure  $\overline{GPIO}_n$  as the unfiltered output of the  $VOUT\_UV\_FAULT\_LIMIT_n$  comparator, setting Bit 12 of  $MFR\_GPIO\_PROPAGATE_n$  to “1<sub>b</sub>”; do not set Bits 9 and 10 of  $MFR\_GPIO\_PROPAGATE_n$  for this purpose, since the propagation of power good in those latter instances is subject to supervisor filtering and comparator latency. If it is necessary to have the desired PGOOD polarity appear on the  $\overline{GPIO}_n$  pin immediately upon  $SV_{IN}$  power-up—given that the pin will initially be high impedance, until NVM contents have downloaded to RAM—a pull-down Schottky diode is needed between the  $RUN_n$  pin of the LTM4677 and the respective  $\overline{GPIO}_n$  pin (see Figure 2). If the  $\overline{GPIO}_n$  pin is configured as a PGOOD indicator, the  $MFR\_GPIO\_RESPONSE_n$  must be set to “ignore” (0x00) or else the LTM4677 cannot start up due to the latch-off conditions imposed.



## OPERATION

Voltage Based Sequencing by Cascading  $\overline{\text{GPIO}}_n$  Pins Into  $\text{RUN}_n$  Pins  
(MFR\_GPIO\_PROPAGATE = XXX1X00XX00XXXXX<sub>n</sub> and MFR\_GPIO\_RESPONSE = 0x00)



NOTE: RESISTOR OR RC PULL-UPS ON  $\text{RUN}_n$  AND  $\overline{\text{GPIO}}_n$  PINS NOT SHOWN  
\*OPTIONAL SIGNAL SCHOTTKY DIODE. ONLY NEEDED WHEN ACCURATE PGGOOD (POWER GOOD) INDICATION IS REQUIRED BY THE SYSTEM/USER IMMEDIATELY AT  $\text{SV}_{\text{IN}}$  POWER UP

Figure 2. Event (Voltage) Based Sequencing

The  $\text{RUN}_n$  pin is a bidirectional open-drain pin. This means it should never be driven logic high from a low impedance source. Instead, simply provide a 10k pull-up resistor from the  $\text{RUN}_n$  pins to  $V_{\text{DD}33}$ . The LTM4677 pulls its  $\text{RUN}_n$  pin logic low during NVM-download-to-RAM initialization, when  $\text{SV}_{\text{IN}}$  is below the commanded undervoltage lockout voltage ( $\text{VIN}_{\text{ON}}$ , rising and  $\text{VIN}_{\text{OFF}}$ , falling), and subsequent to external stimulus pulling RUN LOW for a minimum time dictated by  $\text{MFR\_RESTART\_DELAY}_n$ . Bussing the respective  $\text{RUN}_n$  and  $\overline{\text{GPIO}}_n$  pins to sibling LTM4677 modules enables coordinated power-up/power-down to be well orchestrated, i.e., performing turn-on and turn-off in a unified fashion.

When  $\text{RUN}_n$  exceeds 1.35V, the LTM4677 initially idles for a time dictated by the  $\text{TON\_DELAY}_n$  register. After the  $\text{TON\_DELAY}_n$  time expires, the module begins ramping up the respective control loop's internal reference, starting from 0V. In the absence of a pre-biased  $V_{\text{OUT}n}$  condition, the output voltage is ramped linearly from 0V to the commanded target voltage, with a ramp-up time dictated by the  $\text{TON\_RISE}_n$  register. In the presence of a pre-biased  $V_{\text{OUT}n}$  condition, the output voltage is brought

into regulation in the same manner as aforementioned, with the exception that inductor current is prevented from going negative (the module's controller operated in discontinuous mode operation during start-up). In both cases, the output voltage reaches regulation in a consistent time, as measured with respect to  $\text{RUN}_n$  toggling high. See start-up oscilloscope shots in the Typical Performance Characteristics section.

Pulling the  $\text{RUN}_n$  pin below 0.8V turns off the DC/DC converter, i.e., forces the respective regulator into a shut-down state. Factory NVM-default settings configure the LTM4677 to turn off its power stage MOSFETs immediately, thereby becoming high impedance. The output voltage then decays according to whatever output capacitance and load impedance is present. Alternatively, NVM/register settings can configure the LTM4677 to actively discharge  $V_{\text{OUT}n}$  when  $\text{RUN}_n$  is pulled logic low, according to prescribed  $\text{TOFF\_DELAY}_n$  delay and  $\text{TOFF\_FALL}_n$  ramp-down times. See the Applications Information section for details. The LTM4677 does not feature an explicit, analog TRACK pin. Rail-to-rail tracking and sequencing is handled digitally, as explained previously.

Bussing the open-drain  $\text{SHARE\_CLK}$  pins of all LTM4677s (and providing a pull-up resistor to  $V_{\text{DD}33}$ ) provides a means for all LTM4677s in the system to synchronize their time-base (or "heartbeat") to the fastest  $\text{SHARE\_CLK}$  clock. Sharing the heartbeat amongst all LTM4677 ensures that all rails are sequenced according to expectations; it negates timing errors that could otherwise materialize due to  $\text{SHARE\_CLK}$  (time-base) tolerance and part-to-part variation.

Current sense information is derived from across the power inductors internal to the LTM4677 and made available to the internal control IC's current control loops and ADC sensors. Output current readback telemetry is available over I<sup>2</sup>C ( $\text{READ\_IOUT}_n$  registers). Peak output current readback telemetry is available in the  $\text{MFR\_READ\_IOUT\_PEAK}_n$  registers.

Output power readback is computed by the LTM4677 according to:

$$\text{READ\_POUT}_n = \text{READ\_VOUT}_n \cdot \text{READ\_IOUT}_n$$

## OPERATION

Alternating excitation currents of 2μA and 30μA are sourced from each of the TSNS<sub>0a</sub> and TSNS<sub>1a</sub> pins. Connecting TSNS<sub>0a</sub> to TSNS<sub>0b</sub>, and TSNS<sub>1a</sub> to TSNS<sub>1b</sub>, temperature sensing of the Channel 0 and Channel 1 power stages is realized by the LTM4677 digitizing the voltages that appear at the PNP transistor temperature sensors that reside at pins TSNS<sub>0b</sub> and TSNS<sub>1b</sub>, respectively. The LTM4677 performs what is known in the industry as delta VBE (ΔVBE) computations and makes channel (power stage) temperature telemetry available over I<sup>2</sup>C (READ\_TEMPERATURE\_1<sub>n</sub>). The junction temperature of the control IC within the LTM4677 is also available over I<sup>2</sup>C (READ\_TEMPERATURE\_2). Observed peak Channel temperatures can be read back in registers READ\_MFR\_TEMPERATURE\_1\_PEAK<sub>n</sub>. Observed peak temperature of the control IC can be read back in register MFR\_READ\_TEMPERATURE\_2\_PEAK.

For a fixed load current, the amplitude of the current sense information changes over temperature due to the temperature coefficient of copper (inductor DCR), which is approximately 3900ppm/°C. This would introduce significant current readback error over the operating range of the module if not for the fact that the LTM4677's temperature readback information is used in conjunction with the perceived current sense signal to yield temperature-corrected current readback data.

If desired, it is possible to use only the temperature readback information derived from the TSNS<sub>0a</sub>/TSNS<sub>0b</sub> pins to yield temperature-corrected current readback data for both Channels 0 and 1. This frees up the Channel 1 temperature sensor to monitor a temperature sensor external to the LTM4677. This is achieved by setting MFR\_PWM\_MODE<sub>0</sub>[4] = 1<sub>b</sub> (the NVM-factory default value is 0<sub>b</sub>). This degrades the current readback accuracy of Channel 1—more so when Channel 0 and Channel 1 are not paralleled outputs. However, the TSNS<sub>1a</sub> pin becomes available to be connected to an external diode-connected small-signal PNP transistor (such as 2N3906) and 10nF X7R capacitor, i.e., an external temperature sensor, whose temperature readback data and peak value are available over I<sup>2</sup>C (READ\_TEMPERATURE\_1<sub>1</sub>, MFR\_READ\_TEMPERATURE\_1\_PEAK<sub>1</sub>). Implementation of the

aforementioned is as follows: (1) local to the LTM4677, electrically connect a 10nF X7R capacitor directly from TSNS<sub>1a</sub> to SGND; (2) differentially route a pair of traces from the LTM4677's TSNS<sub>1a</sub> and SGND pins to the target PNP transistor; (3) electrically connect the emitter of the PNP transistor to TSNS<sub>1a</sub>; (4) electrically connect the collector and base of the PNP transistor to SGND.

Power stage duty cycle readback telemetry is available over I<sup>2</sup>C (READ\_DUTY\_CYCLE<sub>n</sub> registers). Computed channel input current readback is computed by the LTM4677 as:

$$\text{MFR\_READ\_IIN}_n = \text{READ\_DUTY\_CYCLE}_n \cdot \text{READ\_IOUT}_n + \text{MFR\_IIN\_OFFSET}_n$$

Computed module input current readback is computed by the LTM4677 as:

$$\text{READ\_IIN} = \text{MFR\_READ\_IIN}_0 + \text{MFR\_READ\_IIN}_1$$

where MFR\_IIN\_OFFSET<sub>n</sub> is a register value representing the SV<sub>IN</sub> input bias current. The SV<sub>IN</sub> current is not digitized by the module. The factory NVM-default value of MFR\_IIN\_OFFSET<sub>n</sub> is 30.5mA, representing the contribution of current drawn by each of the module's channels on the SV<sub>IN</sub> pin, when the power stages are operating in forced continuous mode at the factory-default switching frequency of 500kHz. See Table 8 in the Applications Information section for recommended MFR\_IIN\_OFFSET<sub>n</sub> setting vs Switching Frequency. The aforementioned method by which input current is calculated yields an accurate current readback value even at light load currents, but only as long as the module is configured for forced continuous operation (NVM-factory default). SV<sub>IN</sub> and peak SV<sub>IN</sub> readback telemetry is accessible via I<sup>2</sup>C in the READ\_VIN and MFR\_VIN\_PEAK registers, respectively.

The power stage switch nodes are brought out on the SW<sub>n</sub> pin for functional operation monitoring and for optional installation of a resistor-capacitor snubber circuit (terminated to GND) for reduced EMI. Internal 2.2nF snubber capacitors connected directly to the switch nodes further facilitate implementation of a snubber network, if desired. See the Applications Information section for details.

## OPERATION

The LTM4677 features a write protect (WP) pin. If WP is open circuit or logic high, I<sup>2</sup>C writes are severely restricted: only I<sup>2</sup>C writes to the PAGE, OPERATION, CLEAR\_FAULTS, MFR\_CLEAR\_PEAKS, and MFR\_EE\_UNLOCK commands are supported, with the exception that individual fault bits can be cleared by writing a “1<sub>b</sub>” to the respective bits in the STATUS\_\* registers. Register reads are never restricted. Not to be confused with the WP pin, the LTM4677 features a WRITE\_PROTECT register, which is also used to restrict I<sup>2</sup>C writes to register contents. Refer to Appendix A for details. The WP pin and the WRITE\_PROTECT register provide a level of protection against accidental changes to RAM and EEPROM contents.

The LTM4677 supports all possible 7-bit slave addresses. The factory NVM-default slave address is 0x4F. The lower four bits of the LTM4677's slave address can be altered from this default value by connecting a resistor from the ASEL pin to SGND. See Table 5 in the Applications Information section for details. Bits[6:4] can be altered by writing to the SLAVE\_ADDRESS command. The value of the SLAVE\_ADDRESS command can be stored to NVM, however, the lower four bits of the SLAVE\_ADDRESS is always dictated by the ASEL resistor pin-strap setting.

Up to four LTM4677 modules (8 channels) can be paralleled, suitable for powering ~144A loads such as CPUs and GPUs. (See Figure 29.) The LTM4677 can be paralleled with LTM4630 modules, as well (see Figure 30).

## EEPROM

The LTM4677's control IC contains an internal EEPROM (non-volatile memory, NVM) with Error Correction Coding (ECC) to store configuration settings and fault log information. EEPROM endurance retention and mass write operation time are specified in the Electrical Characteristics and Absolute Maximum Ratings sections. Write operations at T<sub>J</sub> > 85°C or at T<sub>J</sub> < 0°C are possible although the Electrical Characteristics are not guaranteed and the EEPROM retention characteristics may be degraded. Read operations performed at junction temperatures between -40°C and 125°C do not degrade the EEPROM. The fault logging function, which is useful in debugging

system problems that may occur at high temperatures, only writes to fault log-specific EEPROM locations (partitions). If occasional writes to these registers occur above 85°C junction, the slight degradation in the data retention characteristics of the fault log does not undermine the usefulness of the function.

It is recommended that the EEPROM not be written when the control IC die temperature is greater than 85°C. If the die temperature exceeds 130°C, the LTM4677's control IC disables all EEPROM write operations. EEPROM write operations are subsequently re-enabled when the die temperature drops below 125°C.

The degradation in EEPROM retention for temperatures >125°C can be approximated by calculating the dimensionless acceleration factor using the following equation:

$$AF = e^{\left[ \left( \frac{E_a}{k} \right) \cdot \left( \frac{1}{T_{USE} + 273} - \frac{1}{T_{STRESS} + 273} \right) \right]}$$

where:

AF = Acceleration Factor

E<sub>a</sub> = Activation Energy = 1.4eV

K = 8.617 • 10<sup>-5</sup> eV/°K

T<sub>USE</sub> = 125°C Specified Junction Temperature

T<sub>STRESS</sub> = Actual Junction Temperature in °C

Example: Calculate the effect on retention when operating at a junction temperature of 135°C for 10 hours.

$$T_{STRESS} = 130^{\circ}\text{C}$$

$$T_{USE} = 125^{\circ}\text{C}$$

$$AF = e^{[(1.4/8.617 \cdot 10^{-5}) \cdot (1/398 - 1/403)]} = 1.66$$

The equivalent operating time at 125°C = 16.6 hours.

Thus the overall retention of the EEPROM was degraded by 6.6 hours as a result of operating at a junction temperature of 130°C for 10 hours. The effect of the overstress is negligible when compared to the overall EEPROM retention rating of 87,600 hours at a maximum junction temperature of 125°C.

## OPERATION

The integrity of the EEPROM is checked with a CRC calculation each time its data is read, such as after a power-on reset or execution of a RESTORE\_USER\_ALL or MFR\_RESET command. If CRC error occurs, the MFR bit is set in the STATUS\_BYTE and STATUS\_WORD commands. The NVM CRC error bit in the STATUS\_MFR\_SPECIFIC command is set and the ALERT and RUN pins are pulled low disabling the output as a safety measure. The device will only respond at special address 0x7C or global addresses 0x5A and 0x5B.

### Internal EEPROM with CRC Protection and ECC

The LTM4677 contains internal EEPROM with Error Correction Coding (ECC) to store user configuration settings and fault log information. EEPROM endurance and retention for user space and fault log pages are specified in the Absolute Maximum Ratings and Electrical Characteristics table.

The integrity of the EEPROM memory is checked with a CRC calculation each time its data is to be read, such as after a power-on reset. A CRC error will prevent the controller from leaving the OFF state. If a CRC error occurs, the CML bit is set in the STATUS\_BYTE and STATUS\_WORD commands, the appropriate bit is set in the STATUS\_MFR\_SPECIFIC command, and the ALERT and RUN pins will be pulled low. At that point the device will respond at special address 0x7C, which is only activated after an invalid CRC has been detected. The module will also respond to global addresses 0x5A and 0x5B, but all ADI PSM modules and ICs will respond to these addresses so users must be careful when using global addresses. EEPROM repair can be attempted by writing the desired configuration to the controller and executing a STORE\_USER\_ALL command followed by a CLEAR\_FAULTS command. Contact the factory if EEPROM repair is unsuccessful.

See the Applications Information section and Analog Devices [Application Note 145](#), or contact the factory for details on efficient in-system EEPROM programming, including bulk EEPROM programming, which the LTM4677 also supports.

## SERIAL INTERFACE

The LTM4677 serial interface is a PMBus compliant slave device and can operate at any frequency between 10kHz and 400kHz. The address is configurable using either the EEPROM or an external resistor. In addition the LTM4677 always responds to the global broadcast address of 0x5A (7 bit) or 0x5B (7 bit). Address 0x5A is not paged and is performed on both channels. 0x5B respects the page command. Because address 0x5A does not support page, it can not be used for any paged reading commands.

The serial interface supports the following protocols defined in the PMBus specifications: 1) send command, 2) write byte, 3) write word, 4) group, 5) read byte, 6) read word and 7) read block 8) PAGE\_PLUS\_READ, 9) PAGE\_PLUS\_WRITE 10) SMBALERT\_MASK read, 11) SMBALERT\_MASK write. All read operations will return a valid PEC if the PMBus master requests it. If the PEC\_REQUIRED bit is set in the MFR\_CONFIG\_ALL command, the PMBus write operations will not be acted upon until a valid PEC has been received by the LTM4677.

### Communication Protection

PEC write errors (if PEC\_REQUIRED is active), attempts to access unsupported commands, or writing invalid data to supported commands will result in a CML fault. The CML bit is set in the STATUS\_BYTE and STATUS\_WORD commands, the appropriate bit is set in the STATUS\_CML command, and the ALERT pin is pulled low.

## DEVICE ADDRESSING

The LTM4677 offers four different types of addressing over the PMBus interface, specifically: 1) global, 2) device, 3) rail addressing and 4) alert response address (ARA).

Global addressing provides a means of the PMBus master to address all LTM4677 devices on the bus. The LTM4677 global address is fixed 0x5A (7 bit) or 0xB4 (8 bit) and cannot be disabled. Commands sent to the global address act the same as if PAGE is set to a value of 0xFF. Commands sent are written to both channels simultaneously. Global command 0x5B (7 bit) or 0xB6 (8 bit) is paged and allows channel specific command of all LTM4677 devices on the bus. Other ADI device types may respond at one or both of

## OPERATION

these global addresses; therefore do not read from global addresses.

Rail addressing provides a means for the bus master to simultaneously communicate with all channels connected together to produce a single output voltage (PolyPhase®). While similar to global addressing, the rail address can be dynamically assigned with the paged MFR\_RAIL\_ADDRESS command, allowing for any logical grouping of channels that might be required for reliable system control. Do not read from rail addresses because multiple ADI devices may respond.

Device addressing provides the standard means of the PMBus master communicating with a single instance of an LTM4677. The value of the device address is set by a combination of the ASEL configuration pin and the MFR\_ADDRESS command. When this addressing means is used, the PAGE command determines the channel being acted upon. Device addressing can be disabled by writing a value of 0x80 to the MFR\_ADDRESS.

All four means of PMBus addressing require the user to employ disciplined planning to avoid addressing conflicts. Communication to LTM4677 devices at global and rail addresses should be limited to command write operations.

## FAULT DETECTION AND HANDLING

A variety of fault and warning reporting and handling mechanisms are available. Fault and warning detection capabilities include:

- Input OV/FAULT Protection and UV Warning
- Average Input OC Warn
- Output OV/UV Fault and Warn Protection
- Output OC Fault and Warn Protection
- Internal and External Overtemperature Fault and Warn Protection
- External Undertemperature Fault Protection
- CML Fault (Communication, Memory or Logic)
- External Fault Detection via the Bidirectional  $\overline{\text{GPIO}}_n$  Pins.

In addition, the LTM4677 can map any combination of fault indicators to their respective  $\overline{\text{GPIO}}_n$  pin using the propagate  $\overline{\text{GPIO}}_n$  response commands, MFR\_GPIO\_PROPAGATE<sub>n</sub>. Typical usage of a  $\overline{\text{GPIO}}$  pin is as a driver for an external crowbar device, overtemperature alert, overvoltage alert or as an interrupt to cause a microcontroller to poll the fault commands. Alternatively, the  $\overline{\text{GPIO}}_n$  pins can be used as inputs to detect external faults downstream of the controller that require an immediate response. The  $\overline{\text{GPIO}}_0$  and/or  $\overline{\text{GPIO}}_1$  pins can also be configured as power good outputs. Power good indicates the controller output is within the OV/UV fault thresholds. At power-up the pin will initially be three-state. If it is necessary to have the desired polarity on the pin at power-up in this configuration, attach a Schottky diode between the RUN pin of the propagated power good signal and the  $\overline{\text{GPIO}}$  pin. The Cathode must be attached to RUN and the Anode to the  $\overline{\text{GPIO}}$  pin (see Figure 2). If the  $\overline{\text{GPIO}}$  pin is set to a power good status, the MFR\_GPIO\_RESPONSE must be ignore otherwise a latched off condition exists.

As described in the Soft-Start section, it is possible to control start-up through concatenated events. If  $\overline{\text{GPIO}}_n$  is used to drive the RUN pin of another controller, the unfiltered VOUT\_UV fault limit should be mapped to the  $\overline{\text{GPIO}}$  pin.

Any fault or warning event will cause the  $\overline{\text{ALERT}}$  pin to assert low unless the  $\overline{\text{ALERT}}$  is masked by the SMBALERT\_MASK command. The pin will remain asserted low until the CLEAR\_FAULTS command is issued, the fault bit is written to a 1, the PMBus master successfully reads the device ARA register, bias power is cycled or a MFR\_RESET or RESTORE\_USER\_ALL command is issued. Channel specific faults are cleared if the RUN pins are toggled OFF/ON or the part is commanded OFF/ON via PMBus. If bit 0 of MFR\_CONFIG\_ALL is set to a 1, toggling the RUN pins OFF/ON or commanding the part OFF/ON via PMBus clears all faults. The MFR\_GPIO\_PROPAGATE<sub>n</sub> command determines if the  $\overline{\text{GPIO}}$  pins are pulled low when a fault is detected; however, the  $\overline{\text{ALERT}}$  pin is always pulled low if a fault or warning is detected and the status bits are updated unless the  $\overline{\text{ALERT}}$  pin is masked using the SMBALERT\_MASK command.

## OPERATION

Output and input fault event handling is controlled by the corresponding fault response byte as specified in Table 23 to Table 27. Shutdown recovery from these types of faults can either be autonomous or latched. For autonomous recovery, the faults are not latched, so if the fault condition is not present after the retry interval has elapsed, a new soft-start is attempted. If the fault persists, the controller will continue to retry. The retry interval is specified by the MFR\_RETRY\_DELAY command and prevents damage to the regulator components by repetitive power cycling. The MFR\_RETRY\_DELAY must be greater than 120ms. It can not exceed 83.88 seconds.

Channel-to-channel fault dependencies can be created by connecting  $\overline{\text{GPIO}}_n$  pins together. In the event of an internal fault, one or more of the channels is configured to pull the bussed  $\text{GPIO}_n$  pins low. The other channels are then configured to shut down when the  $\overline{\text{GPIO}}_n$  pins are pulled low. For autonomous group retry, the faulted channel is configured to release the  $\text{GPIO}_n$  pin(s) after a retry interval, assuming the original fault has cleared. All the channels in the group then begin a soft-start sequence. If the fault response is LATCH\_OFF, the  $\overline{\text{GPIO}}$  pin remains asserted low until either the RUN pin is toggled OFF/ON or the part is commanded OFF/ON. The toggling of the RUN either by the pin or OFF/ON command will clear faults associated with the channel. If it is desired to have all faults cleared when either RUN pin is toggled, set bit 0 of MFR\_CONFIG\_ALL to a 1.

The status of all faults and warnings is summarized in the STATUS\_WORD and STATUS\_BYTE commands.

### RESPONSES TO $V_{\text{OUT}}$ AND $I_{\text{OUT}}$ FAULTS

$V_{\text{OUT}}$  OV and UV conditions are monitored by comparators. The OV and UV limits are set in three ways.

- As a Percentage of the  $V_{\text{OUT}}$  if Using the Resistor Configuration Pins
- In EEPROM if Either Programmed at the Factory or Through the GUI
- By PMBus Command

The  $I_{\text{IN}}$  and  $I_{\text{OUT}}$  overcurrent monitors are performed by ADC readings and calculations. Thus these values are

based on average currents and can have a nominal time latency of up to 90ms. The  $I_{\text{OUT}}$  calculation accounts for the power inductor DCR and the temperature coefficient of the inductor's copper winding. The input current is equal to the sum of output current times the respective channel duty cycle plus the input offset current for each channel. If this calculated input current exceeds the IIN\_OC\_WARN\_LIMIT the ALERT pin is pulled low and the IIN\_OC\_WARN bit is asserted in the STATUS\_INPUT register.

The LTM4677 provides the ability to ignore the fault, shut down and latch off or shut down and retry indefinitely (hiccup). The retry interval is set in MFR\_RETRY\_DELAY<sub>n</sub> and can be from 120ms to 83.88 seconds in 1ms increments. The shutdown for OV/UV and OC can be done immediately or after a user selectable deglitch time.

### Output Overvoltage Fault Response

A programmable overvoltage comparator (OV) guards against transient overshoots as well as long-term overvoltages at the output. In such cases, the top MOSFET is turned off and the bottom MOSFET is turned on until the overvoltage condition is cleared *regardless of the PMBus VOUT\_OV\_FAULT\_RESPONSE<sub>n</sub> command byte value*. This hardware level fault response delay is typically 2 $\mu$ s from the overvoltage condition to BG asserted high. Using the VOUT\_OV\_FAULT\_RESPONSE<sub>n</sub> command, the user can select any of the following behaviors:

- OV Pull-Down Only (OV cannot be ignored)
- Shut Down (Stop Switching) Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely using the Time Interval Specified in MFR\_RETRY\_DELAY<sub>n</sub>

Either the Latch Off or Retry fault responses can be deglitched in increments of (0 to 7) • 10 $\mu$ s. See Table 23.

### Output Undervoltage Response

The response to an undervoltage comparator output can be either:

- Ignore
- Shut Down Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely using the Time Interval Specified in MFR\_RETRY\_DELAY<sub>n</sub>

## OPERATION

Either the Latch Off or Retry fault responses can be deglitched in increments of (0 to 7) • 10 $\mu$ s. See Table 24.

### Peak Output Overcurrent Fault Response

Due to the current mode control algorithm, peak inductor current is always limited on a cycle by cycle basis. The value of the peak current limit is specified in the Electrical Characteristics table. The current limit circuit operates by limiting the COMP<sub>na</sub> maximum voltage. DCR sensing is used so the COMP<sub>na</sub> maximum voltage has a temperature dependency directly proportional to the TC of the DCR of the inductor. The LTM4677 automatically monitors the power stage temperature sensors and modifies the maximum allowed COMP<sub>na</sub> to compensate for this term.

The overcurrent fault processing circuitry can execute the following behaviors:

- Current Limit Indefinitely
- Shut Down Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely using the Time Interval Specified in MFR\_RETRY\_DELAY<sub>n</sub>

The overcurrent responses can be deglitched in increments of (0 to 7) • 16ms. See Table 25.

### RESPONSES TO TIMING FAULTS

TON\_MAX\_FAULT\_LIMIT<sub>n</sub> is the time allowed for V<sub>OUT</sub> to rise and settle at start-up. The TON\_MAX\_FAULT\_LIMIT<sub>n</sub> condition is predicated upon detection of the VOUT\_UV\_FAULT\_LIMIT<sub>n</sub> as the output is undergoing a SOFT\_START sequence. The TON\_MAX\_FAULT\_LIMIT<sub>n</sub> time is started after TON\_DELAY<sub>n</sub> has been reached and a SOFT\_START sequence is started. The resolution of the TON\_MAX\_FAULT\_LIMIT<sub>n</sub> is 10 $\mu$ s. If the VOUT\_UV\_FAULT\_LIMIT<sub>n</sub> is not reached within the TON\_MAX\_FAULT\_LIMIT<sub>n</sub> time, the response of this fault is determined by the value of the TON\_MAX\_FAULT\_RESPONSE<sub>n</sub> command value. This response may be one of the following:

- Ignore
- Shut Down (Stop Switching) Immediately—Latch Off

- Shut Down Immediately—Retry Indefinitely using the Time Interval Specified in MFR\_RETRY\_DELAY<sub>n</sub>

This fault response is not deglitched. A value of 0 in TON\_MAX\_FAULT\_LIMIT<sub>n</sub> means the fault is ignored. The TON\_MAX\_FAULT\_LIMIT<sub>n</sub> should be set longer than the TON\_RISE<sub>n</sub> time. It is recommended TON\_MAX\_FAULT\_LIMIT<sub>n</sub> always be set to a non-zero value, otherwise the output may never come up and no flag will be set to the user.

See Table 27.

### RESPONSES TO SV<sub>IN</sub> OV FAULTS

SV<sub>IN</sub> overvoltage is measured with the ADC; therefore, the response is naturally deglitched by up to the 90ms typical response time of the ADC. The fault responses are:

- Ignore
- Shut Down Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely using the Time Interval Specified in MFR\_RETRY\_DELAY<sub>n</sub>

See Table 27.

### RESPONSES TO OT/UT FAULTS

#### Internal Overtemperature Fault/Warn Response

An internal temperature sensor protects against EEPROM damage. Above 85°C, no writes to EEPROM are recommended. Above 130°C, the internal over temperature warn threshold is exceeded and the part disables EEPROM writes and does not re-enable until the temperature has dropped to 125°C. When the die temperature exceed 160°C the internal over temperature fault response is enabled and the PWM is disabled until the die temperature drops below 150°C. Temperature is measured by the ADC.

## OPERATION

Internal temperature faults cannot be ignored. Internal temperature limits cannot be adjusted by the user.

See Table 26.

### External Overtemperature and Undertemperature Fault Response

Two temperature sensors within the LTM4677 are used to sense power stage temperature. The `OT_FAULT_RESPONSEn` and `UT_FAULT_RESPONSEn` commands are used to determine the appropriate response to an overtemperature and undertemperature condition, respectively.

The fault responses are:

- Ignore
- Shut Down Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely using the Time Interval Specified in `MFR_RETRY_DELAYn`

See Table 27.

### RESPONSES TO EXTERNAL FAULTS

When either `GPIOn` pin is pulled low, the `OTHER` bit is set in the `STATUS_WORD` command, the appropriate bit is set in the `STATUS_MFR_SPECIFIC` command, and the `ALERT` pin is pulled low. Responses are not deglitched. Each channel can be configured to ignore or shut down then retry in response to its `GPIOn` pin going low by modifying the `MFR_GPIO_RESPONSEn` command. To avoid the `ALERT` pin asserting low when `GPIO` is pulled low, assert bit 1 of `MFR_CHAN_CONFIGn`, or mask the `ALERT` using the `SMBALERT_MASK` command.

### FAULT LOGGING

The LTM4677 has fault logging capability. Data is logged into memory in the order shown in Table 29. The data to be stored in the fault log is being continuously stored in internal volatile memory. When a fault event occurs, the recording into internal volatile memory is halted, the fault log information is available from the `MFR_FAULT_LOG` command, and the contents of the internal memory are copied into EEPROM. Fault logging is allowed at

temperatures above 85°C; however, retention of 10 years is not guaranteed. When the die temperature exceeds 130°C the fault logging is delayed until the die temperature drops below 125°C. After the fault condition that created the fault log event has been removed, clear the fault before the fault log data is erased, or else the part will immediately issue another fault log.

When the LTM4677 powers-up, it checks the EEPROM for a valid fault log. If a valid fault log exists in EEPROM, the “Valid Fault Log” bit in the `STATUS_MFR_SPECIFIC` command will be set and an `ALERT` event will be generated. Also, fault logging will be blocked until the LTM4677 has received a `MFR_FAULT_LOG_CLEAR` command before fault logging will be re-enabled.

The information is stored in EEPROM in the event of any fault that disables the controller on either channel. An external `GPIOn` pulling low will not trigger a fault logging event.

### BUS TIMEOUT PROTECTION

The LTM4677 implements a timeout feature to avoid hanging the serial interface. The data packet timer begins at the first `START` event before the device address write byte. Data packet information must be completed within 25ms or the LTM4677 will three-state the bus and ignore the given data packet. If more time is required, assert bit 3 of `MFR_CONFIG_ALL` to allow typical bus timeouts of 255ms. Data packet information includes the device address byte write, command byte, repeat start event (if a read operation), device address byte read (if a read operation), all data bytes and the PEC byte if applicable.

The LTM4677 allows longer PMBus timeouts for block read data packets. This timeout is proportional to the length of the block read. The additional block read timeout applies primarily to the `MFR_FAULT_LOG` command. In no circumstances will the timeout period be less than the `tTIMEOUT_SMB` specification of 32ms (typical).

The user is encouraged to use as high a clock rate as possible to maintain efficient data packet transfer between all devices sharing the serial bus interface. The LTM4677 supports the full PMBus frequency range from 10kHz to 400kHz.



## PMBUS COMMAND SUMMARY

### PMBUS COMMANDS

Table 1 lists supported PMBus commands and manufacturer specific commands. A complete description of these commands can be found in the “PMBus Power System Management Protocol Specification – Part II – Revision 1.2.” Users are encouraged to reference this specification. Exceptions or manufacturer specific implementations are listed in Table 1.

All commands from 0xD0 through 0xFF not listed in this table are implicitly reserved by the manufacturer. Users should avoid blind writes within this range of commands to avoid undesired operation of the part. All commands from 0x00 through 0xCF not listed in this table are implicitly not supported by the manufacturer. Attempting to access non-supported or reserved commands may result in a CML

command fault event. All output voltage settings and measurements are based on the VOUT\_MODE setting of 0x14. This translates to an exponent of 2–12.

If PMBus commands are received faster than they are being processed, the part may become too busy to handle new commands. In these circumstances the part follows the protocols defined in the PMBus Specification v1.2, Part II, Section 10.8.7, to communicate that it is busy.

The part includes handshaking features to eliminate busy errors and simplify error handling software while ensuring robust communication and system behavior. Please refer to the PMBus Communication and Command Processing subsection in the Applications Information section for details.

**Table 1. Summary of Supported Commands and Feature.**

PMBus COMMAND NAME, OR FEATURE	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	PAGE
PAGE	0x00	Channel or page currently targeted for paged communications.	0x00, read/write, non-paged, not stored in NVM.	82
OPERATION <sub>n</sub>	0x01	Operating mode control. On/off, margin high and margin low.	0x80, read/write, paged, stored in user-editable NVM.	86
ON_OFF_CONFIG <sub>n</sub>	0x02	RUN <sub>n</sub> pin and On/Off Configuration.	0x1F, read/write, paged, stored in user-editable NVM.	85
CLEAR_FAULTS	0x03	Clear any fault bits that have been set.	Default value not applicable, send byte only, non-paged, not stored in NVM.	110
PAGE_PLUS_WRITE	0x05	Write a command directly to a specified page.	Default value not applicable, write-only, non-paged, not stored in NVM.	82
PAGE_PLUS_READ	0x06	Read a command directly from a specified page.	Default value not applicable, read/write, non-paged, not stored in NVM.	83
WRITE_PROTECT	0x10	Level of protection provided by the device against accidental changes.	0x00, read/write, non-paged, stored in user-editable NVM.	83
STORE_USER_ALL	0x15	Store user operating memory to EEPROM (user-editable NVM).	Default value not applicable, send byte only, non-paged, not stored in NVM.	121
RESTORE_USER_ALL	0x16	Restore user operating memory from EEPROM.	Default value not applicable, send byte only, non-paged, not stored in NVM. Identical to MFR_RESET command (0xFD).	122
CAPABILITY	0x19	Summary of PMBus optional communication protocols supported by this device.	0xB0, read-only, non-paged, not stored in NVM.	109
SMBALERT_MASK <sub>n</sub>	0x1B	Mask ALERT activity.	Default mask values: STATUS_VOUT <sub>n</sub> =0x00, STATUS_IOUT <sub>n</sub> =0x00, STATUS_INPUT=0x00, STATUS_TEMPERATURE <sub>n</sub> =0x00, STATUS_CML=0x00, STATUS_MFR_SPECIFIC <sub>n</sub> =0x11. Read/write, paged as indicated, 10 bytes total, stored in NVM	111

## PMBUS COMMAND SUMMARY

**Table 1. Summary of Supported Commands and Feature.**

PMBus COMMAND NAME, OR FEATURE	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	PAGE
VOUT_MODE <sub>n</sub>	0x20	Output voltage format/exponent.	0x14 (2 <sup>-12</sup> ), read-only, paged, not stored in NVM.	90
VOUT_COMMAND <sub>n</sub>	0x21	Nominal output voltage set point.	0x1000 (1.000V), read/write, paged, stored in user-editable NVM.	91
VOUT_MAX <sub>n</sub>	0x24	The upper limit on the commandable output voltage.	Page 0x00: 0x2000 (2.000V) Page 0x01: 0x2000 (2.000V) Read/write, paged, stored in user-editable NVM.	90
VOUT_MARGIN_HIGH <sub>n</sub>	0x25	Margin high output voltage set point. Must be greater than VOUT_COMMAND <sub>n</sub> .	0x10CD (1.050V), read/write, paged, stored in user-editable NVM.	91
VOUT_MARGIN_LOW <sub>n</sub>	0x26	Margin low output voltage set point. Must be less than VOUT_COMMAND <sub>n</sub> .	0x0F33 (0.950V), read/write, paged, stored in user-editable NVM.	92
VOUT_TRANSITION_RATE <sub>n</sub>	0x27	The rate at which the output voltage changes when VOUT <sub>n</sub> is commanded to a new value via I <sup>2</sup> C.	0x8042 (0.001V/ms), read/write, paged, stored in user-editable NVM.	97
FREQUENCY_SWITCH	0x33	The switching frequency setting.	0xFBE8 (500kHz), read/write, non-paged, stored in user-editable NVM.	89
VIN_ON	0x35	The undervoltage lockout (UVLO)-rising threshold.	0xCAC0 (5.500V), as monitored on the “SV <sub>IN</sub> ” pin, read/write, non-paged, stored in user-editable NVM.	90
VIN_OFF	0x36	The undervoltage lockout (UVLO)-falling threshold.	0xCAA0 (5.250V), as monitored on the “SV <sub>IN</sub> ” pin, read/write, non-paged, stored in user-editable NVM.	90
IOUT_CAL_GAIN <sub>n</sub>	0x38	The ratio of the voltage at the control IC’s current-sense pins to the sensed current, in mΩ, at 25°C.	Trimmed at ATE, read/write, paged, stored in factory-only NVM. Writes to this register not recommended.	93
VOUT_OV_FAULT_LIMIT <sub>n</sub>	0x40	Output overvoltage fault limit.	0x119A (1.100V), read/write, paged, stored in user-editable NVM.	91
VOUT_OV_FAULT_RESPONSE <sub>n</sub>	0x41	Action to be taken by the device when an output overvoltage fault is detected.	0x7A (20μs glitch filter; non-latching shutdown; autonomous restart upon fault removal), read/write, paged, stored in user-editable NVM.	100
VOUT_OV_WARN_LIMIT <sub>n</sub>	0x42	Output overvoltage warning threshold.	0x1133 (1.075V), read/write, paged, stored in user-editable NVM.	91
VOUT_UV_WARN_LIMIT <sub>n</sub>	0x43	Output undervoltage warning threshold.	0x0ECD (0.925V), read/write, paged, stored in user-editable NVM.	92
VOUT_UV_FAULT_LIMIT <sub>n</sub>	0x44	Output undervoltage fault limit.	0x0E66 (0.900V), read/write, paged, stored in user-editable NVM.	92
VOUT_UV_FAULT_RESPONSE <sub>n</sub>	0x45	Action to be taken by the device when an output undervoltage fault is detected.	0xB8 (non-latching shutdown; autonomous restart upon fault removal), read/write, paged, stored in user-editable NVM.	101
IOUT_OC_FAULT_LIMIT <sub>n</sub>	0x46	Output overcurrent fault threshold (cycle-by-cycle inductor peak current).	0xDB20 (25A), read/write, paged, stored in user-editable NVM.	94
IOUT_OC_FAULT_RESPONSE <sub>n</sub>	0x47	Action to be taken by the device when an output overcurrent fault is detected.	0x00 (try to regulate through the fault condition/event; limit the cycle-by-cycle peak of the inductor current to not exceed the commanded IOUT_OC_FAULT_LIMIT), read/write, paged, stored in user-editable NVM.	103

## PMBUS COMMAND SUMMARY

Table 1. Summary of Supported Commands and Feature.

PMBus COMMAND NAME, OR FEATURE	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	PAGE
IOUT_OC_WARN_LIMIT <sub>n</sub>	0x4A	Output overcurrent warning threshold (time-averaged inductor current).	0xDAC0 (22A), read/write, paged, stored in user-editable NVM.	95
OT_FAULT_LIMIT <sub>n</sub>	0x4F	Overtemperature fault threshold.	0xF200 (128°C), read/write, paged, stored in user-editable NVM.	96
OT_FAULT_RESPONSE <sub>n</sub>	0x50	Action to be taken by the device when an overtemperature fault is detected via TSNS <sub>na</sub> .	0xB8 (non-latching shutdown; autonomous restart upon fault removal), read/write, paged, stored in user-editable NVM.	105
OT_WARN_LIMIT <sub>n</sub>	0x51	Overtemperature warning threshold.	0xEBE8 (125°C), read/write, paged, stored in user-editable NVM.	96
UT_FAULT_LIMIT <sub>n</sub>	0x53	Undertemperature fault threshold.	0xE530 (−45°C), read/write, paged, stored in user-editable NVM.	96
UT_FAULT_RESPONSE <sub>n</sub>	0x54	Response to undertemperature fault events.	0x00 (ignore; continue without interruption), read/write, paged, stored in user-editable NVM, read/write, paged, stored in user-editable NVM.	105
VIN_OV_FAULT_LIMIT	0x55	Input supply (SV <sub>IN</sub> ) overvoltage fault limit.	0xDA80 (20.0V), read/write, non-paged, stored in user-editable NVM.	89
VIN_OV_FAULT_RESPONSE <sub>n</sub>	0x56	Response to input overvoltage fault events.	0xB8 (non-latching shutdown; autonomous restart upon fault removal), read/write, paged, stored in user-editable NVM.	99
VIN_UV_WARN_LIMIT	0x58	Input undervoltage warning threshold.	0xCAA6 (5.297V), read/write, non-paged, stored in user-editable NVM.	89
IIN_OC_WARN_LIMIT	0x5D	Input supply overcurrent warning threshold.	0xDA00 (16A), read/write, non-paged, stored in user-editable NVM.	93
TON_DELAY <sub>n</sub>	0x60	Time from RUN <sub>n</sub> and/or OPERATION <sub>n</sub> on to output rail turn-on.	0x8000 (0ms), read/write, paged, stored in user-editable NVM.	97
TON_RISE <sub>n</sub>	0x61	Time from when the output voltage reference starts to rise until it reaches its commanded setting.	0xC300 (3ms), read/write, paged, stored in user-editable NVM.	97
TON_MAX_FAULT_LIMIT <sub>n</sub>	0x62	Turn-on watchdog timeout fault threshold (time permitted for VOUT <sub>n</sub> to reach or exceed VOUT_UV_FAULT_LIMIT <sub>n</sub> after turn-on command is received).	0xCA80 (5ms), read/write, paged, stored in user-editable NVM.	97
TON_MAX_FAULT_RESPONSE <sub>n</sub>	0x63	Action to be taken by the device when a TON_MAX_FAULT <sub>n</sub> event is detected.	0xB8 (non-latching shutdown; autonomous restart upon fault removal), read/write, paged, stored in user-editable NVM.	98
TOFF_DELAY <sub>n</sub>	0x64	Time from RUN and/or Operation off to the start of TOFF_FALL <sub>n</sub> ramp.	0x8000 (0ms), read/write, paged, stored in user-editable NVM.	98
TOFF_FALL <sub>n</sub>	0x65	Time from when the output voltage reference starts to fall until it reaches 0V.	0xC300 (3ms), read/write, paged, stored in user-editable NVM.	98
TOFF_MAX_WARN_LIMIT <sub>n</sub>	0x66	Turn-off watchdog timeout fault threshold (time permitted for VOUT <sub>n</sub> to decay to or below 12.5% of the commanded VOUT <sub>n</sub> value at the time of receiving a turn-off command).	0x8000 (no limit; warning is disabled), read/write, paged, stored in user-editable NVM.	98

## PMBUS COMMAND SUMMARY

**Table 1. Summary of Supported Commands and Feature.**

PMBus COMMAND NAME, OR FEATURE	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	PAGE
STATUS_BYTE <sub>n</sub>	0x78	One byte summary of the unit's fault condition.	Default value not applicable, read/write, paged, not stored in NVM.	112
STATUS_WORD <sub>n</sub>	0x79	Two byte summary of the unit's fault condition.	Default value not applicable, read/write, paged, not stored in NVM.	112
STATUS_VOUT <sub>n</sub>	0x7A	Output voltage fault and warning status.	Default value not applicable, read/write, paged, not stored in NVM.	113
STATUS_IOUT <sub>n</sub>	0x7B	Output current fault and warning status.	Default value not applicable, read/write, paged, not stored in NVM.	113
STATUS_INPUT	0x7C	Input supply (SV <sub>IN</sub> ) fault and warning status.	Default value not applicable, read/write, non-paged, not stored in NVM.	113
STATUS_TEMPERATURE <sub>n</sub>	0x7D	TSNS <sub>na</sub> -sensed temperature fault and warning status for READ_TEMPERATURE_1 <sub>n</sub> .	Default value not applicable, read/write, paged, not stored in NVM.	114
STATUS_CML	0x7E	Communication and memory fault and warning status.	Default value not applicable, read/write, non-paged, not stored in NVM.	114
STATUS_MFR_SPECIFIC <sub>n</sub>	0x80	Manufacturer specific fault and state information.	Default value not applicable, read/write, paged, not stored in NVM.	114
READ_VIN	0x88	Measured input supply (SV <sub>IN</sub> ) voltage.	Default value not applicable, read-only, non-paged, not stored in NVM.	118
READ_IIN	0x89	Calculated total input supply current.	Default value not applicable, read-only, non-paged, not stored in NVM.	118
READ_VOUT <sub>n</sub>	0x8B	Measured output voltage.	Default value not applicable, read-only, paged, not stored in NVM.	118
READ_IOUT <sub>n</sub>	0x8C	Measured output current.	Default value not applicable, read-only, paged, not stored in NVM.	118
READ_TEMPERATURE_1 <sub>n</sub>	0x8D	Measurement of TSNS <sub>na</sub> -sensed temperature.	Default value not applicable, read-only, paged, not stored in NVM.	118
READ_TEMPERATURE_2	0x8E	Measured control IC junction temperature.	Default value not applicable, read-only, non-paged, not stored in NVM.	119
READ_DUTY_CYCLE <sub>n</sub>	0x94	Measured duty cycle of MT <sub>n</sub> .	Default value not applicable, read-only, paged, not stored in NVM.	119
READ_POUT <sub>n</sub>	0x96	Calculated output power.	Default value not applicable, read-only, paged, not stored in NVM.	119
PMBUS_REVISION	0x98	PMBus revision supported by this device.	0x22 (Revision 1.2 of Part I and Revision 1.2 of Part II of PMBus Specification documents), read-only, non-paged, not stored in NVM.	109
MFR_ID	0x99	Manufacturer identification, in ASCII	"LTC", read-only, non-paged.	109
MFR_MODEL	0x9A	Manufacturer's part number, in ASCII	LTM4677, read-only, non-paged.	109
MFR_SERIAL	0x9E	Serial number of this specific unit.	Up to nine bytes of custom-formatted data that identify the unit's configuration, read-only, non-paged.	109
MFR_VOUT_MAX <sub>n</sub>	0xA5	Maximum allowed output voltage.	0x5B34 (5.700V) on both channels. Read-only, paged, not stored in user-editable NVM.	92
USER_DATA_00	0xB0	OEM reserved data.	Read/write, non-paged, stored in user-editable NVM. Recommended against altering.	108

## PMBUS COMMAND SUMMARY

**Table 1. Summary of Supported Commands and Feature.**

PMBus COMMAND NAME, OR FEATURE	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	PAGE
USER_DATA_01 <sub>n</sub>	0xB1	OEM reserved data.	Read/write, paged, stored in user-editable NVM. Recommended against altering.	108
USER_DATA_02	0xB2	OEM reserved data.	Read/write, non-paged, stored in user-editable NVM. Recommended against altering.	108
USER_DATA_03 <sub>n</sub>	0xB3	User-editable words available for the user.	0x0000, read/write, paged, stored in user-editable NVM.	108
USER_DATA_04	0xB4	A user-editable word available for the user.	0x0000, read/write, non-paged, stored in user-editable NVM.	108
MFR_INFO	0xB6	Manufacturing specific information	Default value not applicable, read only, non-paged, not stored in NVM. Bit 5 is 0 <sub>b</sub> when ECC has made a correction to data derived from the EEPROM user space.	116
MFR_EE_UNLOCK	0xBD	Unlock user EEPROM for access by MFR_EE_ERASE and MFR_EE_DATA commands.	Default value not applicable, read/write, non-paged, not stored in NVM.	127
MFR_EE_ERASE	0xBE	Initialize user EEPROM for bulk programming by MFR_EE_DATA.	Default value not applicable, read/write, non-paged, not stored in NVM.	127
MFR_EE_DATA	0xBF	Data transferred to and from EEPROM using sequential PMBus word reads or writes. Supports bulk programming.	Default value not applicable, read/write, non-paged, not stored in NVM.	127
MFR_CHAN_CONFIG_ * <sub>n</sub>	0xD0	Channel-specific configuration bits.	0x1F, read/write, paged, stored in user-editable NVM. Register is named "MFR_CHAN_CONFIG" and referred to as "MFR_CHAN_CONFIG_LTM467X" in LTpowerPlay.	84
MFR_CONFIG_ALL_ *	0xD1	Global configuration bits, i.e., common to both V <sub>OUT</sub> channels 0 and 1.	0x09, read/write, non-paged, stored in user-editable NVM. Bit 4 configures whether the SYNC drive circuit is active (0 <sub>b</sub> ) or inactive (1 <sub>b</sub> ); Bit 3 configures whether the Stuck PMBus Timer Timeout is 150ms for Block Reads and 32ms for Non-Block Reads (0 <sub>b</sub> ) or 250ms for all Reads (1 <sub>b</sub> ).	85
MFR_GPIO_PROPAGATE_ * <sub>n</sub>	0xD2	Configuration bits for propagating faults to the GPIO <sub>n</sub> pins.	0x6893, read/write, paged, stored in user-editable NVM. Register is named "MFR_GPIO_PROPAGATE" and referred to as "MFR_GPIO_PROPAGATE_LTM467X" in LTpowerPlay.	106
MFR_PWM_MODE_ * <sub>n</sub>	0xD4	Configuration for the PWM engine of each V <sub>OUT</sub> channel.	0xC3, read/write, paged, stored in user-editable NVM. Bit 1 commands whether the output is in high range (0 <sub>b</sub> ) or low range (1 <sub>b</sub> ). Bit 0 commands whether the output is operating in Forced Continuous Conduction Mode (1 <sub>b</sub> ) or Discontinuous Mode (0 <sub>b</sub> ). Command is named MFR_PWM_MODE and referred to as MFR_PWM_MODE_LTM467X in LTpowerPlay.	87
MFR_GPIO_RESPONSE <sub>n</sub>	0xD5	Action to be taken by the device when the GPIO <sub>n</sub> pin is asserted low by circuitry external to the unit.	0xC0 (make the respective output's power stage high impedance, i.e., three-stated; autonomous restart upon fault removal), read/write, paged, stored in user-editable NVM.	107
MFR_OT_FAULT_RESPONSE	0xD6	Action to be taken by the device when a control IC junction overtemperature fault is detected.	0xC0 (make the respective output's power stage high impedance, i.e., three-stated; autonomous restart upon fault removal), read-only, non-paged, not stored in user-editable NVM.	104
MFR_IOUT_PEAK <sub>n</sub>	0xD7	Maximum measured value of READ_IOUT <sub>n</sub> since the last MFR_CLEAR_PEAKS.	Default value not applicable, read-only, paged, not stored in NVM.	120
MFR_ADC_CONTROL	0xD8	ADC telemetry parameter for repeated fast ADC readback.	0x00, read/write, not paged, not stored in NVM. Allows telemetry readback rates up to 125Hz instead of 10Hz, nominal.	120

## PMBUS COMMAND SUMMARY

Table 1. Summary of Supported Commands and Feature.

PMBus COMMAND NAME, OR FEATURE	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	PAGE
MFR_ADC_TELEMETRY_STATUS	0xDA	ADC status during short-loop.	Default value not applicable, read/write, not paged, not stored in NVM. ADC status indicating most recently digitized telemetry when engaged in short round-robin loop (MFR_ADC_CONTROL=0x0D)	121
MFR_RETRY_DELAY <sub>n</sub>	0xDB	Retry interval during fault-retry mode.	0xF3E8 (250ms), read/write, paged, stored in user-editable NVM.	99
MFR_RESTART_DELAY <sub>n</sub>	0xDC	Minimum interval (nominal) the RUN <sub>n</sub> pin is pulled logic low by internal circuitry.	0xFA58 (300ms), read/write, paged, stored in user-editable NVM.	99
MFR_VOUT_PEAK <sub>n</sub>	0xDD	Maximum measured value of READ_VOUT <sub>n</sub> since the last MFR_CLEAR_PEAKS.	Default value not applicable, read-only, paged, not stored in NVM.	119
MFR_VIN_PEAK	0xDE	Maximum measured value of READ_VIN since the last MFR_CLEAR_PEAKS.	Default value not applicable, read-only, non-paged, not stored in NVM.	119
MFR_TEMPERATURE_1_PEAK <sub>n</sub>	0xDF	Maximum value of TSNS <sub>na</sub> measured temperature since the last MFR_CLEAR_PEAKS.	Default value not applicable, read-only, paged, not stored in NVM.	119
MFR_CLEAR_PEAKS	0xE3	Clears all peak values.	Default value not applicable, send byte only, non-paged, not stored in NVM.	111
MFR_PADS	0xE5	Digital status of the I/O pads.	Default value not applicable, read-only, non-paged, not stored in NVM.	115
MFR_ADDRESS	0xE6	LTM4677 I <sup>2</sup> C slave address, right-justified.	0x4F, read/write, non-paged, stored in user-editable NVM. Bits[6:4] represent the user-configurable upper 3 bits of the 7-bit slave address of the device. Bits[3:0] are dictated by the ASEL resistor pin-strap setting. Setting this command to 0x80 disables device-specific addressing.	84
MFR_SPECIAL_ID	0xE7	Manufacturer code representing IC silicon and revision	0x47BX, read-only, non-paged.	109
MFR_IIN_OFFSET <sub>n</sub>	0xE9	Coefficient used in calculations of READ_IIN and MFR_READ_IIN <sub>n</sub> , representing the contribution of input current drawn by the control IC, including the MOSFET drivers.	0x8BE7 (0.0305A), read/write, paged, stored in user-editable NVM.	93
MFR_FAULT_LOG_STORE	0xEA	Commands a transfer of the fault log from RAM to EEPROM. This causes the part to behave as if a channel has faulted off.	Default value not applicable, send byte only, non-paged, not stored in NVM.	123
MFR_FAULT_LOG_CLEAR	0xEC	Initialize the EEPROM block reserved for fault logging and clear any previous fault logging locks.	Default value not applicable, send byte only, non-paged, not stored in NVM.	127
MFR_READ_IIN <sub>n</sub>	0xED	Calculated input current, by channel.	Default value not applicable, read-only, paged, not stored in NVM.	118
MFR_FAULT_LOG	0xEE	Fault log data bytes. This sequentially retrieved data is used to assemble a complete fault log.	Default value not applicable, read-only, non-paged, stored in fault-log NVM.	123
MFR_COMMON	0xEF	Manufacturer status bits that are common across multiple ADI ICs/modules.	Default value not applicable, read-only, non-paged, not stored in NVM.	115

## PMBUS COMMAND SUMMARY

Table 1. Summary of Supported Commands and Feature.

PMBus COMMAND NAME, OR FEATURE	CMD CODE (REGISTER)	COMMAND OR FEATURE DESCRIPTION	NVM FACTORY-DEFAULT VALUE AND/OR ATTRIBUTES	PAGE
MFR_COMPARE_USER_ALL	0xF0	Compares current command contents (RAM) with NVM.	Default value not applicable, send byte only, non-paged, not stored in NVM.	122
MFR_TEMPERATURE_2_PEAK	0xF4	Maximum measured control IC junction temperature since last MFR_CLEAR_PEAKS.	Default value not applicable, read-only, non-paged, not stored in NVM.	119
MFR_PWM_CONFIG_*	0xF5	Configuration bits for setting the phase interleaving angles of Channels 0 and 1, SHARE_CLK behavior in UVLO, and using the fully differential amplifier to regulate paralleled output channels.	0x10, read/write, non-paged, stored in user-editable NVM. When bit 7 is 0 <sub>b</sub> , Channel 1's output is regulated by the V <sub>OSNS1</sub> and SGND feedback signals. When bit 7 is 1 <sub>b</sub> , Channel 1's output is regulated by the V <sub>OSNS0+</sub> and V <sub>OSNS0-</sub> feedback signals. Only set bit 7 to 1 <sub>b</sub> for PolyPhase rail applications. The command is named MFR_PWM_CONFIG and referred to as MFR_PWM_CONFIG_LTM467X in LTpowerPlay.	88
MFR_IOUT_CAL_GAIN_TC <sub>n</sub>	0xF6	Temperature coefficient of the current sensing element.	0x0F14 (3860ppm/°C), read/write, paged, stored in user-editable NVM.	93
MFR_TEMP_1_GAIN <sub>n</sub>	0xF8	Sets the slope of the temperature sensors that interface to TSNS <sub>na</sub> .	0x3FAE (0.995, in custom units), read/write, paged, stored in user-editable NVM.	95
MFR_TEMP_1_OFFSET <sub>n</sub>	0xF9	Sets the offset of the TSNS <sub>na</sub> temperature sensor with respect to -273.1°C.	0x8000 (0.0), read/write, paged, stored in NVM.	95
MFR_RAIL_ADDRESS <sub>n</sub>	0xFA	Common address for PolyPhase outputs to adjust common parameters.	0x80, read/write, paged, stored in NVM.	84
MFR_RESET	0xFD	Commanded reset without requiring a power down.	Default value not applicable, send byte only, non-paged, not stored in NVM. Identical to RESTORE_USER_ALL.	87

## APPLICATIONS INFORMATION

**Table 2.  $V_{OUTn}CFG$  Pin Strapping Look-Up Table for the LTM4677's Output Voltage, Coarse Setting (Not Applicable if  $MFR\_CONFIG\_ALL[6] = 1_b$ )**

$R_{V_{OUTn}CFG}^*$ (k $\Omega$ )	$V_{OUTn}$ (V) SETTING COARSE	$MFR\_PWM\_CONFIG[6-n]$ BIT
Open	NVM	NVM
6.34	1.9	1
5.23	1.7	1
4.22	1.5	1
3.24	1.3	1
2.43	1.1	1
1.65	0.9	1
0.787	0.7	1
0	0.5	1

\* $R_{V_{OUTn}CFG}$  value indicated is nominal. Select  $R_{V_{OUTn}CFG}$  from a resistor vendor such that its value is always within 3% of the value indicated in the table. Take into account resistor initial tolerance, T.C.R. and resistor operating temperatures, soldering heat/IR reflow, and endurance of the resistor over its lifetime. Thermal shock/cycling, moisture (humidity) and other effects (depending on one's specific application) could also affect  $R_{V_{OUTn}CFG}$ 's value over time. All such effects must be taken into account in order for resistor pin strapping to yield the expected result at every  $SV_{IN}$  power-up and/or every execution of  $MFR\_RESET$ , over the lifetime of one's product.

**Table 3.  $V_{TRIMn}CFG$  Pin Strapping Look-Up Table for the LTM4677's Output Voltage, Fine Adjustment Setting (Not Applicable if  $MFR\_CONFIG\_ALL[6] = 1_b$ )**

$R_{V_{TRIMn}CFG}^*$ (k $\Omega$ )	$V_{TRIM}$ (mV) FINE ADJUSTMENT TO $V_{OUTn}$ SETTING WHEN RESPECTIVE
Open	0
32.4	99
22.6	86.625
18.0	74.25
15.4	61.875
12.7	49.5
10.7	37.125
9.09	24.75
7.68	12.375
6.34	-12.375
5.23	-24.75
4.22	-37.125
3.24	-49.5
2.43	-61.875
1.65	-74.25
0.787	-86.625
0	-99

\* $R_{V_{TRIMn}CFG}$  value indicated is nominal. Select  $R_{V_{TRIMn}CFG}$  from a resistor vendor such that its value is always within 3% of the value indicated in the table. Take into account resistor initial tolerance, T.C.R. and resistor operating temperatures, soldering heat/IR reflow, and endurance of the resistor over its lifetime. Thermal shock/cycling, moisture (humidity) and other effects (depending on one's specific application) could also affect  $R_{V_{TRIMn}CFG}$ 's value over time. All such effects must be taken into account in order for resistor pin strapping to yield the expected result at every  $SV_{IN}$  power-up and/or every execution of  $MFR\_RESET$ , or  $RESTORE\_USER\_ALL$  over the lifetime of one's product.



## APPLICATIONS INFORMATION

**Table 4.  $R_{FSWPHCFG}$  Pin Strapping Look-Up Table to Set the LTM4677's Switching Frequency and Channel Phase-Interleaving Angle (Not Applicable if  $MFR\_CONFIG\_ALL[6] = 1_b$ )**

$R_{FSWPHCFG}^*$ (k $\Omega$ )	SWITCHING FREQUENCY (kHz)	$\theta_{SYNC}$ TO $\theta_0$	$\theta_{SYNC}$ TO $\theta_1$	bits [2:0] of $MFR\_PWM\_CONFIG$	bit [4] of $MFR\_CONFIG\_ALL$
Open	NVM; LTM4677 Default = 500	NVM; LTM4677 Default = 0°	NVM; LTM4677 Default = 180°	NVM; LTM4677 Default = 000 <sub>b</sub>	NVM; LTM4677 Default = 0 <sub>b</sub>
32.4	250	0°	180°	000 <sub>b</sub>	0 <sub>b</sub>
22.6	350	0°	180°	000 <sub>b</sub>	0 <sub>b</sub>
18.0	425	0°	180°	000 <sub>b</sub>	0 <sub>b</sub>
15.4	575	0°	180°	000 <sub>b</sub>	0 <sub>b</sub>
12.7	650	0°	180°	000 <sub>b</sub>	0 <sub>b</sub>
10.7	750	0°	180°	000 <sub>b</sub>	0 <sub>b</sub>
7.68	500	120°	240°	100 <sub>b</sub>	0 <sub>b</sub>
6.34	500	90°	270°	001 <sub>b</sub>	0 <sub>b</sub>
5.23	Sync Slave**	0°	240°	010 <sub>b</sub>	1 <sub>b</sub>
4.22	Sync Slave**	0°	120°	011 <sub>b</sub>	1 <sub>b</sub>
3.24	Sync Slave**	60°	240°	101 <sub>b</sub>	1 <sub>b</sub>
2.43	Sync Slave**	120°	300°	110 <sub>b</sub>	1 <sub>b</sub>
1.65	Sync Slave**	90°	270°	001 <sub>b</sub>	1 <sub>b</sub>
0.787	Sync Slave**	0°	180°	000 <sub>b</sub>	1 <sub>b</sub>
0	Sync Slave**	120°	240°	100 <sub>b</sub>	1 <sub>b</sub>

\*  $R_{FSWPHCFG}$  value indicated is nominal. Select  $R_{FSWPHCFG}$  from a resistor vendor such that its value is always within 3% of the value indicated in the table. Take into account resistor initial tolerance, T.C.R. and resistor operating temperatures, soldering heat/IR reflow, and endurance of the resistor over its lifetime. Thermal shock/cycling, moisture (humidity) and other effects (depending on one's specific application) could also affect  $R_{FSWPHCFG}$ 's value over time. All such effects must be taken into account in order for resistor pin-strapping to yield the expected result at every  $SV_{IN}$  power-up and/or every execution of  $MFR\_RESET$  or  $RESTORE\_USER\_ALL$ , over the lifetime of one's product.

\*\* The "Sync Slave" setting results in  $MFR\_CONFIG\_ALL[4]$  being set to 1<sub>b</sub> and  $FREQUENCY\_SWITCH$  being set according to user-configurable EEPROM contents corresponding to Command 0x33 (factory default: 500kHz). In this configuration, the module's switching frequency synchronizes to the SYNC signal, provided that the SYNC pin is driven in a manner consistent with specifications (see the Switching Frequency and Phase subsection of the Applications Information section for details).

## APPLICATIONS INFORMATION

**Table 5. ASEL Pin Strapping Look-Up Table to Set the LTM4677's MFR\_ADDRESS (Applicable Regardless of MFR\_CONFIG\_ALL[6] Setting)**

R <sub>ASEL</sub> * (k $\Omega$ )	SLAVE ADDRESS
Open	MFR_ADDRESS[6:0]_1111_R/W
32.4	MFR_ADDRESS[6:4]_1111_R/W
22.6	MFR_ADDRESS[6:4]_1110_R/W
18.0	MFR_ADDRESS[6:4]_1101_R/W
15.4	MFR_ADDRESS[6:4]_1100_R/W
12.7	MFR_ADDRESS[6:4]_1011_R/W
10.7	MFR_ADDRESS[6:4]_1010_R/W
9.09	MFR_ADDRESS[6:4]_1001_R/W
7.68	MFR_ADDRESS[6:4]_1000_R/W
6.34	MFR_ADDRESS[6:4]_0111_R/W
5.23	MFR_ADDRESS[6:4]_0110_R/W
4.22	MFR_ADDRESS[6:4]_0101_R/W
3.24	MFR_ADDRESS[6:4]_0100_R/W
2.43	MFR_ADDRESS[6:4]_0011_R/W
1.65	MFR_ADDRESS[6:4]_0010_R/W
0.787	MFR_ADDRESS[6:4]_0001_R/W
0	MFR_ADDRESS[6:4]_0000_R/W

where:

R/W = Read/Write bit in control byte.

All PMBus device addresses listed in the specification are 7 bits wide unless otherwise noted.

Note: The LTM4677 will always respond to slave address 0x5A and 0x5B regardless of the NVM or ASEL resistor configuration values.

\*R<sub>CFG</sub> value indicated is nominal. Select R<sub>CFG</sub> from a resistor vendor such that its value is always within 3% of the value indicated in the table. Take into account resistor initial tolerance, T.C.R. and resistor operating temperatures, soldering heat/IR reflow, and endurance of the resistor over its lifetime. Thermal shock cycling, moisture (humidity) and other effects (depending on one's specific application) could also affect R<sub>CFG</sub>'s value over time. All such effects must be taken into account in order for resistor pin-strapping to yield the expected result at every SV<sub>IN</sub> power-up and/or every execution of MFR\_RESET or RESTORE\_USER\_ALL, over the lifetime of one's product.

**Table 6. LTM4677 MFR\_ADDRESS Command Examples Expressed in 7- and 8-Bit Addressing**

DESCRIPTION	HEX DEVICE ADDRESS		BIT	BIT	BIT	BIT	BIT	BIT	BIT	BIT	R/W
	7 BIT	8 BIT	7	6	5	4	3	2	1	0	
Rail <sup>4</sup>	0x5A	0xB4	0	1	0	1	1	0	1	0	0
Global <sup>4</sup>	0x5B	0xB6	0	1	0	1	1	0	1	1	0
Default	0x4F	0x9E	0	1	0	0	1	1	1	1	0
Example 1	0x40	0x80	0	1	0	0	0	0	0	0	0
Example 2	0x41	0x82	0	1	0	0	0	0	0	1	0
Disabled <sup>2,3</sup>			1	0	0	0	0	0	0	0	0

Note 1: This table can be applied to the MFR\_RAIL\_ADDRESS<sub>n</sub> commands, but not the MFR\_ADDRESS command.

Note 2: A disabled value in one command does not disable the device, nor does it disable the Global address.

Note 3: A disabled value in one command does not inhibit the device from responding to device addresses specified in other commands.

Note 4: It is not recommended to write the value 0x00, 0x0C (7 bit), 0x5A (7 bit), 0x5B (7 bit) or 0x7C (7 bit) to the MFR\_CHANNEL\_ADDRESS<sub>n</sub> or the MFR\_RAIL\_ADDRESS<sub>n</sub> commands.

### V<sub>IN</sub> TO V<sub>OUT</sub> STEP-DOWN RATIOS

There are restrictions in the maximum V<sub>IN</sub> and V<sub>OUT</sub> step-down ratio that can be achieved for a given input voltage. Each output of the LTM4677 is capable of 95% duty cycle at 500kHz, but the V<sub>IN</sub> to V<sub>OUT</sub> minimum dropout is still a function of its load current and will limit output current capability related to high duty cycle on the topside switch. Minimum on-time t<sub>ON(MIN)</sub> is another consideration in operating at a specified duty cycle while operating at a certain frequency due to the fact that t<sub>ON(MIN)</sub> < D/f<sub>SW</sub>, where D is duty cycle and f<sub>SW</sub> is the switching frequency. t<sub>ON(MIN)</sub> is specified in the electrical parameters as 45ns. See Note 6 in the Electrical Characteristics section for output current guideline.

## APPLICATIONS INFORMATION

### INPUT CAPACITORS

The LTM4677 module should be connected to a low ac-impedance DC source. For the regulator input four 22 $\mu$ F input ceramic capacitors are used to handle the RMS ripple current. A 47 $\mu$ F to 100 $\mu$ F surface mount aluminum electrolytic bulk capacitor can be used for more input bulk capacitance. This bulk input capacitor is only needed if the input source impedance is compromised by long inductive leads, traces or not enough source capacitance. If low impedance power planes are used, then this bulk capacitor is not needed.

For a buck converter, the switching duty-cycle can be estimated as:

$$D_n = \frac{V_{OUTn}}{V_{INn}}$$

Without considering the inductor current ripple, for each output, the RMS current of the input capacitor can be estimated as:

$$I_{CINn(RMS)} = \frac{I_{OUTn(MAX)}}{\eta\%} \cdot \sqrt{D_n \cdot (1 - D_n)}$$

In the above equation,  $\eta\%$  is the estimated efficiency of the power module. The bulk capacitor can be a switcher-rated electrolytic aluminum capacitor, or a Polymer capacitor.

### OUTPUT CAPACITORS

The LTM4677 is designed for low output voltage ripple noise and good transient response. The bulk output capacitors defined as  $C_{OUT}$  are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements.  $C_{OUT}$  can be a low ESR tantalum capacitor, a low ESR polymer capacitor or ceramic capacitor. The typical output capacitance range for each output is from 400 $\mu$ F to 700 $\mu$ F. Additional output filtering may be required by the system designer, if further reduction of output ripple or dynamic transient spikes is required. Table 19 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 9A to 18A step, 9A/ $\mu$ s transient each channel. The table optimizes total

equivalent ESR and total bulk capacitance to optimize the transient performance. Stability criteria are considered in the Table 19 matrix, and the Analog Devices  $\mu$ Module Power Design Tool will be provided for stability analysis. Multiphase operation reduces effective output ripple as a function of the number of phases. Analog Devices [Application Note 77](#) discusses this noise reduction versus output ripple current cancellation, but the output capacitance should be considered carefully as a function of stability and transient response. The Analog Devices  $\mu$ Module Power Design Tool can calculate the output ripple reduction as the number of implemented phases increases by N times. A small value 10 $\Omega$  resistor can be placed in series from  $V_{OUTn}$  to the  $V_{OSNS0}^+$  or  $V_{OSNS1}$  pin to allow for a bode plot analyzer to inject a signal into the control loop and validate the regulator stability.

### LIGHT LOAD CURRENT OPERATION

The LTM4677 has two modes of operation including high efficiency, discontinuous conduction mode or forced continuous conduction mode. The mode of operation is configured by bit 0 of the  $MFR\_PWM\_MODE_n$  command (discontinuous conduction is always the start-up mode, forced continuous is the default running mode).

If a channel is enabled for discontinuous mode operation, the inductor current is not allowed to reverse. The reverse current comparator,  $I_{REV}$ , turns off the bottom MOSFET ( $MBn$ ) just before the inductor current reaches zero, preventing it from reversing and going negative. Thus, the controller can operate in discontinuous (pulse-skipping) operation. In forced continuous operation, the inductor current is allowed to reverse at light loads or under large transient conditions. The peak inductor current is determined solely by the voltage on the  $COMP_{na}$  pin. In this mode, the efficiency at light loads is lower than in discontinuous mode operation. However, continuous mode exhibits lower output ripple and less interference with audio circuitry. Forced continuous conduction mode may result in reverse inductor current, which can cause the input supply to boost. The  $VIN\_OV\_FAULT\_LIMIT$  can detect this (if  $SV_{IN}$  is connected to  $V_{IN0}$  and/or  $V_{IN1}$ ) and turn off the offending channel. However, this fault is based

## APPLICATIONS INFORMATION

on an ADC read and can nominally take up to 90ms to detect. If there is a concern about the input supply boosting, keep the part in discontinuous conduction operation.

### SWITCHING FREQUENCY AND PHASE

The switching frequency of the LTM4677's channels is established by its analog phase-locked-loop (PLL) locking on to the clock present at the module's SYNC pin. The clock waveform on the SYNC pin can be generated by the LTM4677's internal circuitry when an external pull-up resistor to 3.3V (e.g.,  $V_{DD33}$ ) is provided, in combination with the LTM4677 control IC's `FREQUENCY_SWITCH` command being set to one of the following supported values: 250kHz, 350kHz, 425kHz, 500kHz, 575kHz, 650kHz, 750kHz (see Table 8 for hexadecimal values). In this configuration, the module is called a "sync master": (using the factory-default setting of `MFR_CONFIG_ALL[4]=0b`), SYNC becomes a bidirectional open-drain pin, and the LTM4677 pulls SYNC logic low for nominally 500ns at a time, at the prescribed clock rate. The SYNC signal can be bused to other LTM4677 modules (configured as "sync slaves"), for purposes of synchronizing switching frequencies of multiple modules within a system—but only one LTM4677 should be configured as a "sync master"; the other LTM4677(s) should be configured as "sync slaves".

There are two recommended ways to configure an LTM4677 as a "sync slave":

- Apply an appropriate pin-strap resistor setting on the  $F_{SWPHCFG}$  pin (see Table 4), and use the factory-default setting `MFR_CONFIG_ALL[6]=0b`. This configures `MFR_CONFIG_ALL[4]=1b` and `FREQUENCY_SWITCH` according to EEPROM settings (0xFBE8 factory default, corresponding to 500kHz). The LTM4677's SYNC pin thus becomes a high impedance input and the module synchronizes its frequency to that of the externally applied clock, provided that the frequency of the externally applied clock exceeds ~45% of the target frequency (`FREQUENCY_SWITCH`). If the SYNC clock is absent, the module responds by operating at its target

frequency, indefinitely. If and when the SYNC clock is restored, the module automatically phase-locks to the SYNC clock as normal. The only shortcoming of this approach is: the EEPROM must be configured per above guidance; resistor pin-strap options on the  $F_{SWPHCFG}$  pin alone cannot provide fault-tolerance to the absence of the SYNC clock.

- Set `FREQUENCY_SWITCH` to 0x0000 and `MFR_CONFIG_ALL[4]=1b`. Using `MFR_CONFIG_ALL[4]=1b`, the LTM4677's SYNC pin becomes a high impedance input, only—i.e., it does not drive SYNC low. The module synchronizes its frequency to that of the clock applied to its SYNC pin. The only shortcoming of this approach is: in the absence of an externally applied clock, the switching frequency of the module will default to the low end of its frequency-synchronization capture range (~225kHz).

The `FREQUENCY_SWITCH` register can be altered via I<sup>2</sup>C commands, but only when switching action is disengaged, i.e., the module's outputs are turned off. The `FREQUENCY_SWITCH` command takes on the value stored in NVM at  $SV_{IN}$  power-up, but is overridden according to a resistor pin-strap applied between the  $F_{SWPHCFG}$  pin and SGND only if the module is configured to respect resistor pin-strap settings (`MFR_CONFIG_ALL[6] = 0b`). Table 4 highlights available resistor pin-strap and corresponding `FREQUENCY_SWITCH` settings.

The relative phasing of all active channels in a PolyPhase<sup>®</sup> rail should be optimally phased. The relative phasing of each rail is  $360^\circ/n$ , where  $n$  is the number of phases in the rail. `MFR_PWM_CONFIG[2:0]` configures channel relative phasing with respect to the SYNC pin. Phase relationship values are indicated with  $0^\circ$  corresponding to the falling edge of SYNC being coincident with the turn-on of the top MOSFETs,  $MT_n$ .

The `MFR_PWM_CONFIG` command can be altered via I<sup>2</sup>C commands, but only when switching action is disengaged, i.e., the module's outputs are turned off. The `MFR_PWM_CONFIG` command takes on the value stored in NVM at  $SV_{IN}$  power-up, but is overridden according to a resistor pin-strap applied between the  $F_{SWPHCFG}$  pin and SGND only if the module is configured to respect

## APPLICATIONS INFORMATION

resistor pin-strap settings (MFR\_CONFIG\_ALL[6] = 0<sub>b</sub>). Table 4 highlights available resistor pin-strap and corresponding MFR\_PWM\_CONFIG[2:0] settings.

Some combinations of FREQUENCY\_SWITCH and MFR\_PWM\_CONFIG[2:0] are not available by resistor pin-strapting the F<sub>SWPHCFG</sub> pin. All combinations of supported values for FREQUENCY\_SWITCH and MFR\_PWM\_CONFIG[2:0] can be configured by NVM programming—or, I<sup>2</sup>C transactions, provided switching action is disengaged, i.e., the module's outputs are turned off.

Care must be taken to minimize capacitance on SYNC to assure that the pull-up resistor versus the capacitor load has a low enough time constant for the application to form a “clean” clock. (See “Open-Drain Pins”, later in this section.)

When an LTM4677 is configured as a sync slave, it is permissible for external circuitry to drive the SYNC pin from a current-limited source (less than 10mA), rather than using a pull-up resistor. Any external circuitry must not drive high with arbitrarily low impedance at SV<sub>IN</sub> power-up, because the SYNC output can be low impedance until NVM contents have been downloaded to RAM.

Recommended LTM4677 switching frequencies of operation for many common V<sub>IN</sub>-to-V<sub>OUT</sub> applications are indicated in Table 7. When the two channels of an LTM4677 are stepping input voltage(s) down to output voltages whose recommended switching frequencies in Table 7 are significantly different, operation at the higher of the two recommended switching frequencies is preferable, but minimum on-time must be considered. (See Minimum On-Time Considerations section.)

**Table 7. Recommended Switching Frequency for Various V<sub>IN</sub>-to-V<sub>OUT</sub> Step-Down Scenarios.**

	5V <sub>IN</sub>	8V <sub>IN</sub>	12V <sub>IN</sub>
0.9V <sub>OUT</sub>	350kHz to 425kHz		
1.0V <sub>OUT</sub>			
1.2V <sub>OUT</sub>			
1.5V <sub>OUT</sub>	425kHz to 500kHz		
1.8V <sub>OUT</sub>			

The current drawn by the SV<sub>IN</sub> pin of the LTM4677 is not digitized or computed. A value representing the estimated SV<sub>IN</sub> current is located in the MFR\_IIN\_OFFSET<sub>n</sub> command, and is used in the computations of input current readback telemetry, namely READ\_IIN and MFR\_READ\_IIN<sub>n</sub>. The recommended setting of MFR\_IIN\_OFFSET<sub>n</sub> is found in Table 8. The same value should be used for MFR\_IIN\_OFFSET<sub>0</sub> and MFR\_IIN\_OFFSET<sub>1</sub> (i.e., Pages 0x00 and 0x01).

**Table 8. Recommended MFR\_IIN\_OFFSET<sub>n</sub> Setting vs Switching Frequency Setting**

SWITCHING FREQUENCY (kHz)	FREQUENCY_SWITCH COMMAND VALUE (HEX.)	RECOMMENDED MFR_IIN_OFFSET <sub>n</sub> SETTING (mA)	RECOMMENDED MFR_IIN_OFFSET <sub>n</sub> SETTING (HEX.)
250	0xF3E8	20.3	0x8A99
350	0xFABC	24.4	0x8B20
425	0xFB52	27.4	0x8B82
500	0xFBE8	30.5	0x8BE7
575	0x023F	33.6	0x9227
650	0x028A	36.7	0x9259
750	0x02EE	40.8	0x929C
Sync. to External Clock, f <sub>SYNC</sub>	N/A	0.041 • f <sub>SYNC</sub> + 10.037	*

\*See Appendix C: PMBus Command Details, L11 data format.

## MINIMUM ON-TIME CONSIDERATIONS

Minimum on-time, t<sub>ON(MIN)</sub>, is the smallest time duration that the LTM4677 is capable of turning on the top MOSFET. It is determined by internal timing delays and the gate charge required to turn on the top MOSFET. Low duty cycle applications may approach this minimum on-time limit and care should be taken to ensure that:

$$t_{ON(MIN)} < \frac{V_{OUTn}}{V_{INn} \cdot f_{OSC}}$$

If the duty cycle falls below what can be accommodated by the minimum on-time, the controller will begin to skip cycles. The output voltage will continue to be regulated, but the ripple voltage and current will increase.

The minimum on-time for the LTM4677 is 45ns, nominal, guardband to 90ns.

## APPLICATIONS INFORMATION

### VARIABLE DELAY TIME, SOFT-START AND OUTPUT VOLTAGE RAMPING

The LTM4677 must enter its run state prior to soft-start. The RUN<sub>n</sub> pins are released after the part initializes and SV<sub>IN</sub> is greater than the VIN\_ON threshold. If multiple LTM4677s are used in an application, they should be configured to share the same RUN<sub>n</sub> pins. They all hold their respective RUN<sub>n</sub> pins low until all devices initialize and SV<sub>IN</sub> exceeds the VIN\_ON threshold for all devices. The SHARE\_CLK pin assures all the devices connected to the signal use the same time base.

After the RUN<sub>n</sub> pin releases, the controller waits for the user-specified turn-on delay (TON\_DELAY<sub>n</sub>) prior to initiating an output voltage ramp. Multiple LTM4677s and other ADI parts can be configured to start with variable delay times. To work correctly, all devices use the same timing clock (SHARE\_CLK) and all devices must share the RUN<sub>n</sub> pin. This allows the relative delay of all parts to be synchronized. The actual variation in the delay will be dependent on the highest clock rate of the devices connected to the SHARE\_CLK pin (all Analog Devices ICs are configured to allow the fastest SHARE\_CLK signal to control the timing of all devices). The SHARE\_CLK signal can be ±7.5% in frequency, thus the actual time delays will have some variance.

Soft-start is performed by actively regulating the load voltage while digitally ramping the target voltage from 0V to the commanded voltage set point. The rise time of the voltage ramp can be programmed using the TON\_RISE<sub>n</sub> command to minimize inrush currents associated with the start-up voltage ramp. The soft-start feature is disabled by setting TON\_RISE<sub>n</sub> to any value less than 0.250ms. The LTM4677 performs the necessary math internally to assure the voltage ramp is controlled to the desired slope. However, the voltage slope can not be any faster than the fundamental limits of the power stage. The number of steps in the ramp is equal to TON\_RISE/0.1ms. Therefore, the shorter the TON\_RISE<sub>n</sub> time setting, the more jagged the soft-start ramp appears.

The LTM4677 PWM always operates in discontinuous mode during the TON\_RISE<sub>n</sub> operation. In discontinuous mode, the bottom MOSFET (MB<sub>n</sub>) is turned off as soon as reverse current is detected in the inductor. This allows the regulator to start up into a pre-biased load.

There is no analog tracking feature in the LTM4677; however, two outputs can be given the same TON\_RISE<sub>n</sub> and TON\_DELAY<sub>n</sub> times to achieve ratiometric rail tracking. Because the RUN<sub>n</sub> pins are released at the same time and both units use the same time base (SHARE\_CLK), the outputs track very closely. If the circuit is in a PolyPhase configuration, all timing parameters must be the same.

Coincident rail tracking can be achieved by setting two outputs to have the same turn-on/off slew rates, identical turn-on delays, and appropriately chosen turn-off delays:

$$\frac{VOUT\_COMMAND_{RAIL1}}{TON\_RISE_{RAIL1}} = \frac{VOUT\_COMMAND_{RAIL2}}{TON\_RISE_{RAIL2}}$$

and

$$\frac{VOUT\_COMMAND_{RAIL1}}{TOFF\_FALL_{RAIL1}} = \frac{VOUT\_COMMAND_{RAIL2}}{TOFF\_FALL_{RAIL2}}$$

and

$$TON\_DELAY_{RAIL1} = TON\_DELAY_{RAIL2}$$

and (if VOUT\_COMMAND<sub>RAIL2</sub> ≥ VOUT\_COMMAND<sub>RAIL1</sub>)

$$TOFF\_DELAY_{RAIL1} =$$

$$TOFF\_DELAY_{RAIL2} + \left( 1 - \frac{VOUT\_COMMAND_{RAIL1}}{VOUT\_COMMAND_{RAIL2}} \right)$$

$$\bullet TOFF\_FALL_{RAIL2}$$

or else (VOUT\_COMMAND<sub>RAIL2</sub> < VOUT\_COMMAND<sub>RAIL1</sub>)

$$TOFF\_DELAY_{RAIL2} =$$

$$TOFF\_DELAY_{RAIL1} + \left( 1 - \frac{VOUT\_COMMAND_{RAIL2}}{VOUT\_COMMAND_{RAIL1}} \right)$$

$$\bullet TOFF\_FALL_{RAIL1}$$

## APPLICATIONS INFORMATION

The described method of start-up sequencing is time based. For concatenated events it is possible to control the RUN pin based on the  $\overline{\text{GPIO}}_n$  pin of a different controller. (See Figure 2) The  $\overline{\text{GPIO}}_n$  pin can be configured to release when the output voltage of the converter is greater than the  $\text{VOUT\_UV\_FAULT\_LIMIT}_n$ . It is recommended to use the unfiltered  $\text{V}_{\text{OUT}}$  UV fault limit because there is little appreciable time delay between the converter crossing the UV threshold and the  $\overline{\text{GPIO}}_n$  pin releasing. The unfiltered output can be enabled by the  $\text{MFR\_GPIO\_PROPAGATE}_n[12]$  setting. (Refer to the MFR section of the PMBus commands in Appendix C: PMBus Command Details). The unfiltered signal may have some glitching as the  $\text{V}_{\text{OUT}}$  signal transitions through the comparator threshold. A small digital filter of  $250\mu\text{s}$  internally deglitches the  $\text{GPIO}_n$  pins. If the  $\text{TON\_RISE}$  time is greater than  $100\text{ms}$ , the deglitch filter should be complimented with an externally applied capacitor between  $\overline{\text{GPIO}}_n$  and ground—to further filter the waveform. The RC time-constant of the filter should be set sufficiently fast to assure no appreciable delay is incurred. For most applications, a value of  $300\mu\text{s}$  to  $500\mu\text{s}$  will provide sufficient filtering without significantly delaying the trigger event.

### DIGITAL SERVO MODE

For maximum accuracy in the regulated output voltage, enable the digital servo loop by asserting bit 6 of the  $\text{MFR\_PWM\_MODE}_n$  command. In digital servo mode, the LTM4677 adjusts the regulated output voltage based on the ADC voltage reading. Every  $90\text{ms}$  the digital servo loop steps the LSB of the DAC (nominally  $1.375\text{mV}$  or  $0.6875\text{mV}$  depending on the voltage range bit,  $\text{MFR\_PWM\_MODE}_n[1]$ ) until the output is at the correct ADC reading. At power-up this mode engages after  $\text{TON\_MAX\_FAULT\_LIMIT}_n$  unless the limit is set to 0 (infinite). If the  $\text{TON\_MAX\_FAULT\_LIMIT}_n$  is set to 0 (infinite), the servo begins after  $\text{TON\_RISE}_n$  is complete and  $\text{V}_{\text{OUT}n}$  has exceeded  $\text{VOUT\_UV\_FAULT\_LIMIT}_n$  and  $\text{IOUT\_OC}_n$  is not present. This same point in time is when the output changes from discontinuous to the mode commanded by  $\text{MFR\_PWM\_MODE}_n[0]$ . Refer to Figure 3 for details on the  $\text{V}_{\text{OUT}n}$  waveform under time based sequencing.




Figure 3. Timing Controlled  $\text{V}_{\text{OUT}}$  Rise

If the  $\text{TON\_MAX\_FAULT\_LIMIT}_n$  is set to a value greater than 0 and the  $\text{TON\_MAX\_FAULT\_RESPONSE}_n$  is set to ignore (0x00), the servo begins:

1. After the  $\text{TON\_RISE}_n$  sequence is complete
2. After the  $\text{TON\_MAX\_FAULT\_LIMIT}_n$  time is reached; and
3. After the  $\text{VOUT\_UV\_FAULT\_LIMIT}_n$  has been exceeded or the  $\text{IOUT\_OC\_FAULT\_LIMIT}_n$  is no longer active.

If the  $\text{TON\_MAX\_FAULT\_LIMIT}_n$  is set to a value greater than 0 and the  $\text{TON\_MAX\_FAULT\_RESPONSE}_n$  is not set to ignore (0x00), the servo begins:

1. After the  $\text{TON\_RISE}_n$  sequence is complete;
2. After the  $\text{TON\_MAX\_FAULT\_LIMIT}_n$  time has expired and both  $\text{VOUT\_UV\_FAULT}_n$  and  $\text{IOUT\_OC\_FAULT}_n$  are not present.

The maximum rise time is limited to 1.3 seconds.

In a PolyPhase configuration it is recommended only one of the control loops have the digital servo mode enabled. This will assure the various loops do not work against each other due to slight differences in the reference circuits.

## APPLICATIONS INFORMATION

### SOFT OFF (SEQUENCED OFF)

In addition to a controlled start-up, the LTM4677 also supports controlled turn-off. The  $\text{TOFF\_DELAY}_n$  and  $\text{TOFF\_FALL}_n$  functions are shown in Figure 4.  $\text{TOFF\_FALL}_n$  is processed when the  $\text{RUN}_n$  pin goes low or if the module is commanded off. If the module faults off or  $\overline{\text{GPIO}}_n$  is pulled low externally and the module is programmed to respond to this ( $\text{MFR\_GPIO\_RESPONSE}_n = 0x\text{C0}$ ), the output three-states (becomes high impedance) rather than exhibiting a controlled ramp. The output then decays as a function of the load.




Figure 4.  $\text{TOFF\_DELAY}_n$  and  $\text{TOFF\_FALL}_n$

The output voltage operates as shown in Figure 4 so long as the part is in forced continuous mode and the  $\text{TOFF\_FALL}_n$  time is sufficiently slow that the power stage can achieve the desired slope. The  $\text{TOFF\_FALL}_n$  time can only be met if the power stage and controller can sink sufficient current to assure the output is at zero volts by the end of the fall time interval. If the  $\text{TOFF\_FALL}_n$  time is set shorter than the time required to discharge the load capacitance, the output will not reach the desired zero volt state. At the end of  $\text{TOFF\_FALL}_n$ , the controller ceases to sink current and  $V_{\text{OUT}n}$  decays at the natural rate determined by the load impedance. If the controller is in discontinuous mode, the controller does not pull negative current and the output becomes pulled low by the load, not the power stage. The maximum fail time is limited to 1.3 seconds. The number of steps in the ramp is equal to  $\text{TOFF\_FALL}/0.1\text{ms}$ . Therefore, the shorter the  $\text{TOFF\_FALL}_n$  setting, the more jagged the  $\text{TOFF\_FALL}_n$  ramp appears.

### UNDERVOLTAGE LOCKOUT

The LTM4677 is initialized by an internal threshold-based UVLO where  $\text{SV}_{\text{IN}}$  must be approximately 4V and  $\text{INTV}_{\text{CC}}$ ,  $V_{\text{DD}33}$ ,  $V_{\text{DD}25}$  must be within approximately 20% of the regulated values. In addition,  $V_{\text{DD}33}$  must be within approximately 7% of the targeted value before the LTM4677 releases its  $\text{RUN}_n$  pins. After the part has initialized, an additional comparator monitors  $\text{SV}_{\text{IN}}$ . The  $\text{VIN\_ON}$  threshold must be exceeded before the power sequencing can begin. When  $\text{SV}_{\text{IN}}$  drops below the  $\text{VIN\_OFF}$  threshold, the LTM4677 ceases PWM action and  $\text{SV}_{\text{IN}}$  must increase above the  $\text{VIN\_ON}$  threshold before the controller will restart. The normal start-up sequence will be allowed after the  $\text{VIN\_ON}$  threshold is crossed.

It is possible to program the contents of the NVM in the application if the  $V_{\text{DD}33}$  supply is externally driven. This activates the digital portion of the LTM4677 without engaging the high voltage sections. PMBus communications are valid in this supply configuration. If  $\text{SV}_{\text{IN}}$  has not been applied to the LTM4677,  $\text{MFR\_COMMON}[3]$  will be asserted low, indicating that NVM has not initialized. If this condition is detected, the part will only respond to addresses 0x5A and 0x5B. To initialize the part issue the following set of commands: global address 0x5B command 0xBD data 0x2B followed by global address 0x5B command 0xBD and data 0xC4. The part will now respond to the correct address. Configure the part as desired then issue a  $\text{STORE\_USER\_ALL}$ . When  $\text{SV}_{\text{IN}}$  is applied a  $\text{MFR\_RESET}$  or  $\text{RESTORE\_USER\_ALL}$  command must be issued to allow the PWM to be enabled and valid ADC conversions to be read.

### FAULT DETECTION AND HANDLING

The LTM4677  $\overline{\text{GPIO}}_n$  pins are configurable to indicate a variety of faults including OV/UV, OC, OT, timing faults, peak overcurrent faults. In addition the  $\overline{\text{GPIO}}_n$  pins can be pulled low by external sources to indicate to the LTM4677 the presence of a fault in some other portion of the system.



## APPLICATIONS INFORMATION

The fault response is configurable via PMBus Command Code names with a `_RESPONSE` suffix and allow the following options:

- Ignore
- Shut Down Immediately—Latch Off
- Shut Down Immediately—Retry Indefinitely at the Time Interval Specified in `MFR_RETRY_DELAYn`

Refer to Appendix C: PMBus Command Details for more details.

The OV response is automatic and rapid. If an OV is detected, `MTn` is turned off and `BGn` is turned on, until the OV condition clears.

Fault logging is available on the LTM4677. The fault logging is configurable to automatically store data when a fault occurs that causes the unit to fault off. The header portion of the fault logging table contains peak values. It is possible to read these values at any time. This data will be useful while troubleshooting the fault.

If the LTM4677 internal temperature is in excess of 85°C or Below 0°C, the write into the NVM is not recommended. The data will still be held in RAM, unless the 3.3V supply UVLO threshold is reached. If the die temperature exceeds 130°C all NVM communication is disabled until the die temperature drops below 125°C with the exception of the `RESTORE_USER_ALL` command, which is valid at any temperature.

### OPEN-DRAIN PINS

Note that up to nine pull-up resistors are required for proper operation of the LTM4677:

- Three for the SMBus/I<sup>2</sup>C interface (the SCL, SDA, and `ALERT` pins); two, only if the system SMBus host does not make use of the `ALERT` interrupt. (These are 5V tolerant).
- One each for the `RUN0` and `RUN1` pins (or, just one to `RUN0` and `RUN1`, if `RUN0` and `RUN1` are electrically connected together). (These are 5V tolerant).
- One each for `GPIO0` and `GPIO1` (or, just one to `GPIO0` and `GPIO1`, if `GPIO0` and `GPIO1` are electrically connected together). (These are 3.3V tolerant).

- One on `SHARE_CLK`, required, for the LTM4677 to establish a heartbeat time base for timing-related operations and functions (output voltage ramp-up timing, voltage margining transition timing, SYNC open-drain drive frequency). (`SHARE_CLK` is 3.3V tolerant).
- One on `SYNC`, in order for the LTM4677 to phase lock to the frequency generated by the open-drain output of its digital engine. EXCEPTION: in some applications, it is desirable to drive the LTM4677's `SYNC` pin with a hard-driven (low impedance) external clock. This is the only scenario where the LTM4677 does not require a pull-up resistor on `SYNC`. However, be aware that the `SYNC` pin can be low impedance during NVM initialization, i.e., during download of EEPROM contents to RAM (for ~50ms [Note 12] after `SVIN` power is applied). Therefore, the hard-driven clock signal should only be applied to the LTM4677 `SYNC` pin through a series resistor whose impedance limits current into the `SYNC` pin during NVM initialization to less than 10mA. If `FREQUENCY_SWITCH=0x0000`, any clock signal should be provided prior to the `RUNn` pins toggle from logic low to logic high, or else the switching frequency of the LTM4677 will start off at the low end of its PLL-capture range (~225kHz) until the `SYNC` clock becomes established. (`SYNC` is 3.3V tolerant).

All the above pins have on-chip pull-down transistors within the module that can sink 3mA at 0.4V. The low threshold on the pins is 0.8V; thus, plenty of margin on the digital signals with 3mA of current. For 3.3V pins, 3mA of current is a 1.1k resistor. Unless there are transient speed issues associated with the RC time constant of the resistor pull-up and parasitic capacitance to ground, a 10k resistor or larger is generally recommended.

For high speed signals such as the SDA, SCL and `SYNC`, a lower value resistor may be required. The RC time constant should be set to 1/3 to 1/5 the required rise time to avoid timing issues. For a 100pF load and a 400kHz PMBus communication rate, the rise time must be less than 300ns. The resistor pull-up on the SDA and SCL pins with the time constant set to 1/3 the rise time:

$$R_{PULLUP} = \frac{t_{RISE}}{3 \cdot 100\text{pF}} = 1\text{k}$$

## APPLICATIONS INFORMATION

Be careful to minimize parasitic capacitance on the SDA and SCL pins to avoid communication problems. To estimate the loading capacitance, monitor the signal in question and measure how long it takes for the desired signal to reach approximately 63% of the output value. This is one time constant.

The SYNC pin has an on-chip pull-down transistor with the output held low for nominally 500ns. If the internal oscillator is set for 500kHz and the load is 100pF and a 3x time constant is required, the resistor calculation is as follows:

$$R_{\text{PULLUP}} = \frac{2\mu\text{s} - 500\text{ns}}{3 \cdot 100\text{pF}} = 5\text{k}$$

The closest 1% resistor is 4.99k.

If timing errors are occurring or if the SYNC frequency is not as fast as desired, monitor the waveform and determine if the RC time constant is too long for the application. If possible reduce the parasitic capacitance. If not reduce the pull up resistor sufficiently to assure proper timing.

### PHASE-LOCKED LOOP AND FREQUENCY SYNCHRONIZATION

The LTM4677 has a phase-locked loop (PLL) comprised of an internal voltage-controlled oscillator (VCO) and a phase detector. The PLL is locked to the falling edge of the SYNC pin. The phase relationship between channel 0, channel 1 and the falling edge of SYNC is controlled by the lower 3 bits of the MFR\_PWM\_CONFIG command. For PolyPhase applications, it is recommended all the phases be spaced evenly. Thus for a 2-phase system the signals should be 180° out of phase and a 4-phase system should be spaced 90°.

The phase detector is an edge-sensitive digital type that provides a known phase shift between the external and internal oscillators. This type of phase detector does not exhibit false lock to harmonics of the external clock.

The output of the phase detector is a pair of complementary current sources that charge or discharge the internal filter network. The PLL lock range is guaranteed between 225kHz and 1.1MHz.

The PLL has a lock detection circuit. If the PLL should lose lock during operation, bit 4 of the STATUS\_MFR\_SPECIFIC command is asserted and the  $\overline{\text{ALERT}}$  pin is pulled low. The fault can be cleared by writing a 1 to the bit. If the user does not wish to see the PLL\_FAULT, even if a synchronization clock is not available at power up, bit 3 of the MFR\_CONFIG\_ALL command must be asserted.

If the SYNC signal is not clocking in the application, the PLL runs at the lowest free running frequency of the VCO. This will be well below the intended PWM frequency of the application and may cause undesirable operation of the converter.

If the PWM (SW<sub>n</sub>) signal appears to be running at too high a frequency, monitor the SYNC pin. Extra transitions on the falling edge will result in the PLL trying to lock on to noise instead of the intended signal. Review routing of digital control signals and minimize crosstalk to the SYNC signal to avoid this problem. Multiple LTM4677s are required to share the SYNC pin in PolyPhase configurations; for other configurations, it is optional. If the SYNC pin is shared between LTM4677s, only one LTM4677 can be programmed with a frequency output. All the other LTM4677s must be configured for external clock (MFR\_CONFIG\_ALL[4]=1b, and/or see Table 4).

### RCONFIG PIN-STRAPS (EXTERNAL RESISTOR CONFIGURATION PINS)

The LTM4677 default NVM is programmed to respect the RCONFIG pins. If a user wishes the output voltage, PWM frequency and phasing and the address to be set without programming the part or purchasing specially programmed parts, the RCONFIG pins can be used to establish these parameters – provided MFR\_CONFIG\_ALL[6] = 0<sub>b</sub>. The RCONFIG pins only require a resistor terminating to SGND of the LTM4677. The RCONFIG pins are only monitored at initial power up and during a reset (MFR\_RESET or RESTORE\_USER\_ALL) so modifying their values perhaps using a DAC after the part is powered will have no effect. To assure proper operation, the value of RCONFIG resistors applied to the LTM4677 pin-strapping pins must not deviate more than ±3% away from the target nominal values indicated in lookup Table 2 to Table 5, over the lifetime of the product. Thin film, 1% tolerance (or better), ±50ppm/°C-T.C.R. rated (or better) resistors

## APPLICATIONS INFORMATION

from vendors such as KOA Speer, Panasonic, Vishay and Yageo are good candidates. Noisy clock signals should not be routed near these pins. Note that bits [3:0] of MFR\_ADDRESS are dictated by the ASEL pin-strap resistor regardless of the setting of MFR\_CONFIG\_ALL[6].

### VOLTAGE SELECTION

When an output voltage is set using the RCONFIG pins on VOUT<sub>n</sub>\_CFG and VTRIM<sub>n</sub>\_CFG (MFR\_CONFIG\_ALL[6] = 0<sub>b</sub>), the following parameters are set as a percentage of the output voltage:


- VOUT\_OV\_FAULT\_LIMIT +10%
- VOUT\_OV\_WARN +7.5%
- VOUT\_MAX +7.5%
- VOUT\_MARGIN\_HI +5%
- POWER\_GOOD\_ON -7%
- POWER\_GOOD\_OFF -8%
- VOUT\_MARGIN\_LO -5%

- VOUT\_UV\_WARN -6.5%
- VOUT\_UV\_FAULT\_LIMIT -7%

### CONNECTING THE USB TO THE I<sup>2</sup>C/SMBus/PMBus CONTROLLER TO THE LTM4677 IN SYSTEM


The ADI USB to I<sup>2</sup>C/SMBus/PMBus controller can be interfaced to the LTM4677 on the user's board for programming, telemetry and system debug. The controller, when used in conjunction with LTpowerPlay, provides a powerful way to debug an entire power system. Faults are quickly diagnosed using telemetry, fault status registers and the fault log. The final configuration can be quickly developed and stored to the LTM4677 EEPROM.

Figure 5 and Figure 6 illustrate the application schematics for powering, programming and communicating with one or more LTM4677s via the ADI I<sup>2</sup>C/SMBus/PMBus controller regardless of whether or not system power is present. If system power is not present the dongle will power the LTM4677 through the V<sub>DD33</sub> supply pin. To initialize the part when SV<sub>IN</sub> is not applied and the V<sub>DD33</sub> pin is powered use global address 0x5B command 0xBD data 0x2B followed



**Figure 5. Circuit Suitable for Programming EEPROM/NVM of LTM4677 and Other ADI PSM Modules/ICs in Vast Systems, Even When V<sub>IN</sub> Power is Absent, 0°C < T<sub>J</sub> ≤ 85°C**

## APPLICATIONS INFORMATION



**Figure 6. Circuit Suitable for Programming EEPROM/NVM of LTM4677 and Other ADI PSM Modules/ICs in Vast Systems, Even When  $V_{IN}$  Power is Absent,  $0^{\circ}\text{C} < T_J \leq 85^{\circ}\text{C}$**

by address 0x5B command 0xBD data 0xC4. The part can now be communicated with, and the project file updated. To write the updated project file to the NVM issue a STORE\_USER\_ALL command. When  $SV_{IN}$  is applied, a MFR\_RESET or RESTORE\_USER\_ALL must be issued to allow the PWM to be enabled and valid ADCs to be read.

Because of the controllers limited current sourcing capability, only the LTM4677s, their associated pull-up resistors and the I<sup>2</sup>C pull-up resistors should be powered from the ORed 3.3V/3.4V supply. In addition, any device sharing the I<sup>2</sup>C bus connections with the LTM4677 must not have body diodes between the SDA/SCL pins and their respective  $V_{DD}$  node because this will interfere with bus communication in the absence of system power. In Figure 5, the dongle will not bias the LTM4677s when  $SV_{IN}$  is present. It is recommended the RUN<sub>n</sub> pins be held low to avoid providing power to the load until the part is fully configured.

The ADI controller/adaptor I<sup>2</sup>C connections are opto-isolated from the PC USB. The 3.3V/3.4V from the controller/adaptor and the LTM4677  $V_{DD33}$  pin must be driven to each LTM4677 with a separate PFET or diode, according to Figure 5 and Figure 6. Only when  $SV_{IN}$  is not applied is it permissible for the  $V_{DD33}$  pins to be electrically in

parallel because the INTV<sub>CC</sub> LDO is off. The DC1613's 3.3V current limit is 100mA but typical  $V_{DD33}$  currents are under 15mA. The  $V_{DD33}$  does back drive the INTV<sub>CC</sub> pin. Normally this is not an issue if  $SV_{IN}$  is open. The DC2086 is capable of delivering 3.4V at 2A.

Using a 4-pin header in Figure 5 or Figure 6 maximizes flexibility to alter the LTM4677's NVM contents at any stage of the user's product development and production cycles. If the LTM4677's NVM is "pre-programmed", i.e., contains its finalized configuration, prior to being soldered to the user's PCB/motherboard—or, if other means have been provided for altering the LTM4677's NVM contents in the user's system—then the 3.3V/3.4V pin on the header is not needed, and a 3-pin header is sufficient to establish GUI communications. The LTM4677 can be purchased with customized NVM contents; consult factory for details. Alternatively, the NVM contents of the LTM4677 can be configured in a mass production environment by designing for it in ICT (in-circuit test), or by providing a means of applying  $SV_{IN}$  while holding the LTM4677's RUN pins low. Communication to the module must be made possible via the SCL and SDA pins/nets in all NVM programming scenarios. Recommended headers are found in Table 9 and Table 10.

## APPLICATIONS INFORMATION

**Table 9. 4-Pin Headers, 2mm Pin-to-Pin Spacing, Gold Flash or Plating, Compatible with DC2086 Cables**

MOUNTING STYLE	INSERTION ANGLE	INTERFACE STYLE	VENDOR	PART NUMBER	PINOUT STYLE (SEE TABLE 11)
Surface Mount	Vertical	Shrouded and Keyed Header	Hirose	DF3DZ-4P-2V(51) DF3DZ-4P-2V(50) DF3Z-4P-2V(50)	Type A
		Non Shrouded, Non-Keyed Header	3M	951104-2530-AR-PR	Type A and B Supported. Reversible/Not Keyed
	Right Angle	Shrouded and Keyed Header	Hirose	DF3DZ-4P-2H(51) DF3DZ-4P-2H(50)	Type A
		Non Shrouded. Cable-to-Header/PCB Mechanics Yield Keying Effect	FCI	10112684-G03-04ULF	Type B. Keying Achieved by PCB Surface
Through-Hole	Vertical	Shrouded and Keyed Header	Hirose	DF3-4P-2DSA(01)	Type A
		Non Shrouded, Non-Keyed Header	Harwin	M22-2010405	Type A and B Supported. Reversible/Not Keyed
			Samtec	TMM-104-01-LS	
			Sullins	NRPN041PAEN-RC	
	Right Angle	Shrouded and Keyed Header	Hirose	DF3-4P-2DS(01)	Type A
		Non Shrouded. Cable-to-Header/PCB Mechanics Yield Keying Effect	Norcomp	27630402RP2	Type B. Keying Achieved by Intentional PCB Interference
			Harwin	M22-2030405	
			Samtec	TMM-104-01-L-S-RA	

**Table 10. 3-Pin Headers, 2mm Pin-to-Pin Spacing, Gold Flash or Plating, Compatible with DC2086 Cables**

MOUNTING STYLE	INSERTION ANGLE	INTERFACE STYLE	VENDOR	PART NUMBER	PINOUT STYLE (SEE TABLE 12)
Surface Mount	Vertical	Shrouded and Keyed Header	Hirose	DF3DZ-3P-2V(51) DF3DZ-3P-2V(50) DF3Z-3P-2V(50)	Type A
		Non Shrouded, Non-Keyed Header	3M	951103-2530-AR-PR	Type A and B Supported. Reversible/Not Keyed
	Right Angle	Shrouded and Keyed Header	Hirose	DF3DZ-3P-2H(51) DF3DZ-3P-2H(50)	Type A
		Non Shrouded. Cable-to-Header/PCB Mechanics Yield Keying Effect	FCI	10112684-G03-03LF	Type B. Keying Achieved by PCB Surface
Through-Hole	Vertical	Shrouded and Keyed Header	Hirose	DF3-3P-2DSA(01)	Type A
		Non Shrouded, Non-Keyed Header	Harwin	M22-2010305	Type A and B Supported. Reversible/Not Keyed
			Samtec	TMM-103-01-LS	
			Sullins	NRPN031PAEN-RC	
	Right Angle	Shrouded and Keyed Header	Hirose	DF3-3P-2DS(01)	Type A
		Non Shrouded. Cable-to-Header/PCB Mechanics Yield Keying Effect	Norcomp	27630302RP2	Type B. Keying Achieved by Intentional PCB Interference
			Harwin	M22-2030305	
			Samtec	TMM-103-01-L-S-RA	

**Table 11. Recommended 4-Pin Header Pinout (Pin Numbering Scheme Adheres to Hirose Conventions). Interfaces to DC2086 Cables**

PIN NUMBER	PINOUT STYLE "A" (SEE TABLE 9)	PINOUT STYLE "B" (SEE TABLE 9)
1	SDA	Isolated 3.3V/3.4V
2	GND	SCL
3	SCL	GND
4	Isolated 3.3V/3.4V	SDA

**Table 12. Recommended 3-Pin Header Pinout (Pin Numbering Scheme Adheres to Hirose Conventions). Interfaces to DC2086 Cables**

PIN NUMBER	PINOUT STYLE "A" (SEE TABLE 10)	PINOUT STYLE "B" (SEE TABLE 10)
1	SDA	SCL
2	GND	GND
3	SCL	SDA

## APPLICATIONS INFORMATION

**Table 13. 4-Pin Male-to-Male Shrouded and Keyed Adapter (Optional. Eases Creation of Adapter Cables, if Deviating from Recommended Connectors/Connector Pinouts). Interfaces to DC2086 Cables**

Vendor	Part Number	Website
Hirose	DF3-4EP-2A	www.hirose.com, www.hirose.co.jp

### LTpowerPlay: An Interactive GUI for Digital Power System Management

LTpowerPlay is a powerful Windows-based development environment that supports Analog Devices digital power ICs including the LTM4677. The software supports a variety of different tasks. LTpowerPlay can be used to evaluate Analog Devices ICs by connecting to a demo board or the user application. LTpowerPlay can also be used in an offline mode (with no hardware present) in

order to build multiple IC configuration files that can be saved and reloaded at a later time. LTpowerPlay provides unprecedented diagnostic and debug features. It becomes a valuable diagnostic tool during board bring-up to program or tweak the power system or to diagnose power issues when bringing up rails. LTpowerPlay utilizes Linear Technology's USB-to-I<sup>2</sup>C/SMBus/PMBus controller to communication with one of the many potential targets including the DC2066A (single LTM4677) or DC2143 (dual, triple, quad LTM4677) demo boards, or a customer target system. The software also provides an automatic update feature to keep the revisions current with the latest set of device drivers and documentation. A great deal of context sensitive help is available with LTpowerPlay along with several tutorial demos.




Figure 7. LTpowerPlay GUI

## APPLICATIONS INFORMATION

### PMBus COMMUNICATION AND COMMAND PROCESSING

The LTM4677 has one deep buffer to hold the last data written for each supported command prior to processing as shown in Figure 8; Write Command Data Processing. When the part receives a new command from the bus, it copies the data into the Write Command Data Buffer, indicates to the internal processor that this command data needs to be fetched, and converts the command to its internal format so that it can be executed.




Figure 8. Write Command Data Processing

Two distinct parallel blocks manage command buffering and command processing (fetch, convert, and execute) to ensure the last data written to any command is never lost. Command data buffering handles incoming PMBus writes by storing the command data to the Write Command Data Buffer and marking these commands for future processing. The internal processor runs in parallel and handles the sometimes slower task of fetching, converting and executing commands marked for processing.

Some computationally intensive commands (e.g., timing parameters, temperatures, voltages and currents) have internal processor execution times that may be long relative to PMBus timing. If the part is busy processing a command, and new command(s) arrive, execution may be delayed or processed in a different order than received. The part indicates when internal calculations are in process via bit 5 of MFR\_COMMON ('calculations not pending'). When the part is busy calculating, bit 5 is cleared. When this bit is set, the part is ready for another command. An example polling loop is provided in Figure 9 which ensures that commands are processed in order while simplifying error handling routines.

When the part receives a new command while it is busy, it will communicate this condition using standard PMBus protocol. Depending on part configuration it may either NACK the command or return all ones (0xFF) for reads. It may also generate a BUSY fault and  $\overline{\text{ALERT}}$  notification, or stretch the SCL clock low. For more information refer to PMBus Specification v1.2, Part II, Section 10.8.7 and SMBus v2.0 section 4.3.3. Clock stretching can be enabled by asserting bit 1 of MFR\_CONFIG\_ALL. Clock stretching will only occur if enabled and the bus communication speed exceeds 100kHz.

PMBus busy protocols are well accepted standards, but can make writing system level software somewhat complex. The part provides three 'hand shaking' status bits which reduce complexity while enabling robust system level communication.

The three hand shaking status bits are in the MFR\_COMMON register. When the part is busy executing an internal operation, it will clear bit 6 of MFR\_COMMON ('chip not busy'). When the part is busy specifically because it is in a transitional VOUT state (margining hi/lo, power off/on, moving to a new output voltage set point, etc.) it will clear bit 4 of MFR\_COMMON ('output not in transition'). When internal calculations are in process, the part will clear bit 5 of MFR\_COMMON ('calculations not pending'). These three status bits can be polled with a PMBus read byte of the MFR\_COMMON register until all three bits are set. A command immediately following the status bits being set will be accepted without NACKing or generating a BUSY fault/ $\overline{\text{ALERT}}$  notification. The part can NACK commands for other reasons, however, as required by the PMBus spec (for instance, an invalid command or data). An example of a robust command write algorithm for the VOUT\_COMMAND<sub>n</sub> register is provided in Figure 9.

```
// wait until bits 6, 5, and 4 of MFR_COMMON are all set
do
{
    mfrCommonValue = PMBUS_READ_BYTE(0xEF);
    partReady = (mfrCommonValue & 0x68) == 0x68;
}while(!partReady)

// now the part is ready to receive the next command
PMBUS_WRITE_WORD(0x21, 0x2000); //write VOUT_COMMAND to 2V
```

Figure 9. Example of a Command Write of VOUT\_COMMAND

## APPLICATIONS INFORMATION

It is recommended that all command writes (write byte, write word, etc.) be preceded with a polling loop to avoid the extra complexity of dealing with busy behavior and unwanted ALERT notification. A simple way to achieve this is to create a `SAFE_WRITE_BYTE()` and `SAFE_WRITE_WORD()` subroutine. The above polling mechanism allows your software to remain clean and simple while robustly communicating with the part. For a detailed discussion of these topics and other special cases please refer to Analog Devices [Application Notes](#) section.

When communicating using bus speeds at or below 100kHz, the polling mechanism shown here provides a simple solution that ensures robust communication without clock stretching. At bus speeds in excess of 100kHz, it is strongly recommended that the part be configured to enable clock stretching. This requires a PMBus master that supports clock stretching. System software that detects and properly recovers from the standard PMBus NACK/BUSY faults as described in the PMBus Specification v1.2, Part II, Section 10.8.7 is required to communicate above 100kHz without clock stretching. Clock stretching will not extend the PMBus speed beyond the specified 400kHz.

### THERMAL CONSIDERATIONS AND OUTPUT CURRENT DERATING

The thermal resistances reported in the Pin Configuration section of this data sheet are consistent with those parameters defined by JESD51-12 and are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation to hardware evaluation performed on a  $\mu$ Module package mounted to a hardware test board. The motivation for providing these thermal coefficients is found in JESD51-12 (“Guidelines for Reporting and Using Electronic Package Thermal Information”).

Many designers may opt to use laboratory equipment and a test vehicle such as the demo board to predict the  $\mu$ Module regulator’s thermal performance in their application at various electrical and environmental operating conditions to compliment any FEA activities. Without

FEA software, the thermal resistances reported in the Pin Configuration section are, in and of themselves, not relevant to providing guidance of thermal performance; instead, the derating curves provided in this data sheet can be used in a manner that yields insight and guidance pertaining to one’s application-usage, and can be adapted to correlate thermal performance to one’s own application.

The Pin Configuration section gives four thermal coefficients explicitly defined in JESD51-12; these coefficients are quoted or paraphrased below:

1.  $\theta_{JA}$ , the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as “still air” although natural convection causes the air to move. This value is determined with the part mounted to a JESD51-9 defined test board, which does not reflect an actual application or viable operating condition.
2.  $\theta_{JCbottom}$ , the thermal resistance from junction to the bottom of the product case, is determined with all of the component power dissipation flowing through the bottom of the package. In the typical  $\mu$ Module regulator, the bulk of the heat flows out the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages but the test conditions don’t generally match the user’s application.
3.  $\theta_{JCtop}$ , the thermal resistance from junction to top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical  $\mu$ Module regulator are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of  $\theta_{JCbottom}$ , this value may be useful for comparing packages but the test conditions don’t generally match the user’s application.



## APPLICATIONS INFORMATION

4.  $\theta_{JB}$ , the thermal resistance from junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the  $\mu$ Module regulator and into the board, and is really the sum of the  $\theta_{JCbottom}$  and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package, using a two sided, two layer board. This board is described in JESD51-9.

A graphical representation of the aforementioned thermal resistances is given in Figure 10; blue resistances are contained within the  $\mu$ Module regulator, whereas green resistances are external to the  $\mu$ Module package.

As a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defined by JESD51-12 or provided in the Pin Configuration section replicates or conveys normal operating conditions of a  $\mu$ Module regulator. For example, in normal board-mounted applications, never does 100% of the device's total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the  $\mu$ Module package—as the standard defines for  $\theta_{JCtop}$  and  $\theta_{JCbottom}$ , respectively. In practice, power loss is thermally dissipated in both directions away from the package—granted, in the absence of a heat sink and airflow, a majority of the heat flow is into the board.

Within the LTM4677, be aware there are multiple power devices and components dissipating power, with a consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity—but also, not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled-environment chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet: (1) Initially, FEA software is used to accurately build the mechanical geometry of the LTM4677 and the specified PCB with all of the correct material coefficients along with accurate power loss source definitions; (2) this model simulates a software-defined JEDEC environment consistent with JESD51-9 and JESD 51-12 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the JEDEC-defined thermal resistance values; (3) the model and FEA software is used to evaluate the LTM4677 with heat sink and airflow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermocouples within a controlled environment chamber while operating the device at the same power loss as that which was simulated. The outcome of this process and due diligence yields the set of derating




Figure 10. Graphical Representation of JESD51-12 Thermal Coefficients

## APPLICATIONS INFORMATION

curves provided in later sections of this data sheet, along with well-correlated JEDEC51-12-defined  $\theta$  values provided in the Pin Configuration section of this data sheet.

The 0.9V, 1.2V and 1.5V power loss curves in Figure 11, Figure 12 and Figure 13 respectively can be used in coordination with the load current derating curves in Figures 14 to 25 for calculating an approximate  $\theta_{JA}$  thermal resistance for the LTM4677 with various heat sinking and air flow conditions. These thermal resistances represent demonstrated performance of the LTM4677 on DC2066A hardware; a 4-layer FR4 PCB measuring 99mm  $\times$  113mm  $\times$  1.6mm using outer and inner copper weights of 2oz and 1oz, respectively. The power loss curves are taken at room temperature, and are increased with multiplicative factors of 1.35 when the junction temperature reaches 120°C. The derating curves are plotted with the LTM4677's paralleled outputs initially sourcing up to 36A and the ambient temperature at 30°C. The output voltages are 0.9V, 1.2V and 1.5V. These are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without air flow, and with and without a heat sink attached with thermally conductive adhesive tape. The BGA heat sinks evaluated in Table 17 (and attached to the LTM4677 with thermally conductive adhesive tape listed in Table 18) yield very comparable performance in laminar airflow despite being visibly different in construction

and form factor. The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at 120°C maximum while lowering output current or power while increasing ambient temperature. The decreased output current decreases the internal module loss as ambient temperature is increased. The monitored junction temperature of 120°C minus the ambient operating temperature specifies how much module temperature rise can be allowed. As an example in Figure 19, the load current is derated to ~27A at ~70°C ambient with no air or heat sink and the room temperature (25°C) power loss for this 12V<sub>IN</sub> to 1.2V<sub>OUT</sub> at 27A<sub>OUT</sub> condition is ~4.5W. A 6.1W loss is calculated by multiplying the ~4.5W room temperature loss from the 12V<sub>IN</sub> to 1.2V<sub>OUT</sub> power loss curve at 27A (Figure 12), with the 1.35 multiplying factor. If the 70°C ambient temperature is subtracted from the 120°C junction temperature, then the difference of 50°C divided by 6.1W yields a thermal resistance,  $\theta_{JA}$ , of 8.2°C/W—in good agreement with Table 15. Table 14, Table 15 and Table 16 provide equivalent thermal resistances for 0.9V, 1.2V and 1.5V outputs with and without air flow and heat sinking. The derived thermal resistances in Table 14, Table 15 and Table 16 for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. Room temperature power loss can be derived from the efficiency curves in the Typical Performance Characteristics section and adjusted with the above ambient temperature multiplicative factors.

## APPLICATIONS INFORMATION

**Table 14. 0.9V Output**

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figures 14, 15	5, 12	Figure 11	0	None	8.3
Figures 14, 15	5, 12	Figure 11	200	None	6.5
Figures 14, 15	5, 12	Figure 11	400	None	5.5
Figures 16, 17	5, 12	Figure 11	0	BGA Heat Sink	7.5
Figures 16, 17	5, 12	Figure 11	200	BGA Heat Sink	5.3
Figures 16, 17	5, 12	Figure 11	400	BGA Heat Sink	4.8

**Table 15. 1.2V Output**

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figures 18, 19	5, 12	Figure 12	0	None	8.3
Figures 18, 19	5, 12	Figure 12	200	None	6.5
Figures 18, 19	5, 12	Figure 12	400	None	5.5
Figures 20, 21	5, 12	Figure 12	0	BGA Heat Sink	7.5
Figures 20, 21	5, 12	Figure 12	200	BGA Heat Sink	5.3
Figures 20, 21	5, 12	Figure 12	400	BGA Heat Sink	4.8

**Table 16. 1.5V Output**

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 22, 23	5, 12	Figure 13	0	None	8.3
Figure 22, 23	5, 12	Figure 13	200	None	6.5
Figure 22, 23	5, 12	Figure 13	400	None	5.5
Figure 24, 25	5, 12	Figure 13	0	BGA Heat Sink	7.5
Figure 24, 25	5, 12	Figure 13	200	BGA Heat Sink	5.3
Figure 24, 25	5, 12	Figure 13	400	BGA Heat Sink	4.8

**Table 17. Heat Sink Manufacturer (Thermally Conductive Adhesive Tape Pre-Attached)**

HEAT SINK MANUFACTURER	PART NUMBER	WEBSITE
Aavid Thermalloy	375424B00034G	www.aavid.com
Cool Innovations	4-050503PT411	www.coolinnovations.com
Wakefield Engineering	LTN20069	www.wakefield.com

**Table 18. Thermally Conductive Adhesive Tape Vendor**

THERMALLY CONDUCTIVE ADHESIVE TAPE MANUFACTURER	PART NUMBER	WEBSITE
Chomerics	T411	www.chomerics.com

## APPLICATIONS INFORMATION

Table 19. LTM4677 Channel Output Voltage Response vs Component Matrix. 9A Load-Stepping at 9A/μs. Typical Measured Values

C <sub>OUTH</sub> VENDORS	PART NUMBER	C <sub>OUTL</sub> VENDORS	PART NUMBER
AVX	12106D107MAT2A (100μF, 6.3V, 1210 Case Size)	Sanyo POSCAP	6TPF330M9L (330μF, 6.3V, 9mΩ ESR, D3L Case Size)
Murata	GRM32ER60J107ME20L (100μF, 6.3V, 1210 Case Size)	Sanyo POSCAP	6TPD470M (470μF, 6.3V, 10mΩ ESR, D4D Case Size)
Taiyo Yuden	JMK325BJ107MM-T (100μF, 6.3V, 1210 Case Size)	Sanyo POSCAP	2R5TPE470M9 (470μF, 2.5V, 9mΩ ESR, D2E Case Size)
TDK	C3225X5R0J107MT (100μF, 6.3V, 1210 Case Size)		

V <sub>OUTn</sub> (V)	V <sub>INn</sub> (V)	REF. CIRCUIT*	C <sub>OUTHn</sub> (CERAMIC OUTPUT CAP)	C <sub>OUTLn</sub> (BULK OUTPUT CAP)	CONNECT COMP <sub>na</sub> TO COMP <sub>nb</sub> ? (INTERNAL LOOP COMP)	R <sub>THn</sub> (EXT LOOP COMP) (kΩ)	C <sub>THn</sub> (EXT LOOP COMP) (pF)	f <sub>sw</sub> (kHz)	F <sub>SWPHCFG</sub> PIN-STRAP RESISTOR TO SGND (Table 4) (kΩ)	V <sub>OUTn</sub> CFG PIN-STRAP RESISTOR TO SGND (Table 2) (kΩ)	V <sub>TRIMn</sub> CFG PIN-STRAP RESISTOR TO SGND (Table 3) (kΩ)	PK-PK DEVIATION (0A TO 6.5A TO 0A) (mV)	RECOVERY TIME (μs)
0.9	5	Test Ckt. 2	100μF × 6	None	No	8.22	2200	500	None	1.65	None	84	75
0.9	5	Test Ckt. 2	100μF × 3	330μF × 1	Yes	None	None	500	None	1.65	None	131	70
0.9	12	Test Ckt. 1	100μF × 6	None	No	8.22	2200	500	None	1.65	None	85	75
0.9	12	Test Ckt. 1	100μF × 3	330μF × 1	No	8.22	2200	500	None	1.65	None	75	70
1	5	Test Ckt. 2	100μF × 6	None	No	8.22	2200	500	None	2.43	0	84	75
1	5	Test Ckt. 2	100μF × 3	330μF × 1	Yes	None	None	500	None	2.43	0	135	70
1	12	Test Ckt. 1	100μF × 6	None	No	8.22	2200	500	None	2.43	0	85	75
1	12	Test Ckt. 1	100μF × 3	330μF × 1	No	8.22	2200	500	None	2.43	0	76	70
1.2	5	Test Ckt. 2	100μF × 6	None	No	8.22	2200	500	None	3.24	0	84	75
1.2	5	Test Ckt. 2	100μF × 3	330μF × 1	Yes	None	None	500	None	3.24	0	139	75
1.2	12	Test Ckt. 1	100μF × 6	None	No	8.22	2200	500	None	3.24	0	86	75
1.2	12	Test Ckt. 1	100μF × 3	330μF × 1	No	8.22	2200	500	None	3.24	0	78	75
1.5	5	Test Ckt. 2	100μF × 6	None	No	8.22	2200	500	None	4.22	None	84	75
1.5	5	Test Ckt. 2	100μF × 3	330μF × 1	Yes	None	None	500	None	4.22	None	139	75
1.5	12	Test Ckt. 1	100μF × 6	None	No	8.22	2200	500	None	4.22	None	88	75
1.5	12	Test Ckt. 1	100μF × 3	330μF × 1	No	8.22	2200	500	None	4.22	None	80	75
1.8	5	Test Ckt. 2	100μF × 6	None	No	8.22	2200	500	None	6.34	0	84	75
1.8	5	Test Ckt. 2	100μF × 3	330μF × 1	Yes	None	None	500	None	6.34	0	139	80
1.8	12	Test Ckt. 1	100μF × 6	None	No	8.22	2200	500	None	6.34	0	89	75
1.8	12	Test Ckt. 1	100μF × 3	330μF × 1	No	8.22	2200	500	None	6.34	0	83	80

# APPLICATIONS INFORMATION-DERATING CURVES




Figure 11. 0.9V<sub>OUT</sub> Power Loss Curve




Figure 12. 1.2V<sub>OUT</sub> Power Loss Curve




Figure 13. 1.5V<sub>OUT</sub> Power Loss Curve




Figure 14. 5V to 0.9V Derating Curve, No Heat Sink




Figure 15. 12V to 0.9V Derating Curve, No Heat Sink




Figure 16. 5V to 0.9V Derating Curve, BGA Heat Sink




Figure 17. 12V to 0.9V Derating Curve, BGA Heat Sink






Figure 18. 5V to 1.2V Derating Curve, No Heat Sink


# APPLICATIONS INFORMATION-DERATING CURVES




**Figure 19. 12V to 1.2V Derating Curve, No Heat Sink**




**Figure 20. 5V to 1.2V Derating Curve, with Heat Sink**




**Figure 21. 12V to 1.2V Derating Curve, with Heat Sink**




**Figure 22. 5V to 1.5V Derating Curve, No Heat Sink**



**Figure 23. 12V to 1.5V Derating Curve, No Heat Sink**



**Figure 24. 5V to 1.5V Derating Curve, with Heat Sink**



**Figure 25. 12V to 1.5V Derating Curve, with Heat Sink**

## APPLICATIONS INFORMATION

### EMI PERFORMANCE

The  $SW_n$  pin provides access to the midpoint of the power MOSFETs in LTM4677's power stages.

Connecting an optional series RC network from  $SW_n$  to GND can dampen high frequency (~30MHz+) switch node ringing caused by parasitic inductances and capacitances in the switched-current paths. The RC network is called a snubber circuit because it dampens (or "snubs") the resonance of the parasitics, at the expense of higher power loss.

To use a snubber, choose first how much power to allocate to the task and how much PCB real estate is available to implement the snubber. For example, if PCB space allows a low inductance 1W resistor to be used—derated conservatively to 600mW ( $P_{\text{SNUB}}$ )—then the capacitor in the snubber network ( $C_{\text{SW}}$ ) is computed by:

$$C_{\text{SW}} = \frac{P_{\text{SNUB}}}{V_{\text{IN}n(\text{MAX})}^2 \cdot f_{\text{SW}}}$$

where  $V_{\text{IN}n(\text{MAX})}$  is the maximum input voltage that the input to the power stage ( $V_{\text{IN}n}$ ) will see in the application, and  $f_{\text{SW}}$  is the DC/DC converter's switching frequency of operation.  $C_{\text{SW}}$  should be NPO, COG or X7R-type (or better) material.

The snubber resistor ( $R_{\text{SW}}$ ) value is then given by:

$$R_{\text{SW}} = \sqrt{\frac{5\text{nH}}{C_{\text{SW}}}}$$

The snubber resistor should be low ESL and capable of withstanding the pulsed currents present in snubber circuits. A value between 0.7 $\Omega$  and 4.2 $\Omega$  is normal.

For ease of snubber implementation, integrated 2.2nF snubber capacitors connect to each of the LTM4677's channel switch nodes via a low inductance path. The electrically floating ends of these snubber capacitors are made available on the  $\text{SNUB}_n$  pins of the LTM4677. Using the aforementioned guidance on snubber selection, a properly sized snubber resistor can be conveniently connected directly between  $\text{SNUB}_n$  and GND.

### SAFETY CONSIDERATIONS

The LTM4677 modules do not provide galvanic isolation from  $V_{\text{IN}}$  to  $V_{\text{OUT}}$ . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

The fuse or circuit breaker should be selected to limit the current to the regulator during overvoltage in case of an internal top MOSFET fault. If the internal top MOSFET fails, then turning it off will not resolve the overvoltage, thus the internal bottom MOSFET will turn on indefinitely trying to protect the load. Under this fault condition, the input voltage will source very large currents to ground through the failed internal top MOSFET and enabled internal bottom MOSFET. This can cause excessive heat and board damage depending on how much power the input voltage can deliver to this system. A fuse or circuit breaker can be used as a secondary fault protector in this situation. The device does support over current and overtemperature protection.



### LAYOUT CHECKLIST/EXAMPLE

The high integration of LTM4677 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current paths, including  $V_{\text{IN}n}$ , GND and  $V_{\text{OUT}n}$ . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the  $V_{\text{IN}n}$ , GND and  $V_{\text{OUT}n}$  pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the module.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put vias directly on pads, unless they are capped or plated over.

## APPLICATIONS INFORMATION

- Use a separate SGND copper plane for components connected to signal pins. Connect SGND to GND local to the LTM4677.
  - For parallel modules, tie the  $V_{OUTn}$ ,  $V_{OSNS0^+}/V_{OSNS^-}$  and/or  $V_{OSNS1}/SGND$  voltage-sense differential pair lines,  $RUN_n$ ,  $\overline{GPIO}_n$ ,  $COMP_{na}$ , SYNC and SHARE\_CLK pins together—as shown in Figure 29.
  - Bring out test points on the signal pins for monitoring.
- Figure 26 gives a good example of the recommended layout.



**Figure 26. Recommended PCB Layout Package Top View, Universally Accommodates LTM4677, LTM4676A, and LTM4675 Modules**



TYPICAL APPLICATIONS




Figure 27. 36A, 1.2V Output DC/DC µModule Regulator with I<sup>2</sup>C/SMBus/PMBus Serial Interface

TYPICAL APPLICATIONS




Figure 28. 18A, 1.0V and 1.5V Outputs Generated from 3.3V Power Input and Providing I<sup>2</sup>C/SMBus/PMBus Serial Interface

TYPICAL APPLICATIONS




Figure 29. Four Paralleled LTM4677 Producing 1V<sub>OUT</sub> at Up to 144A. Integrated Power System Management Features Accessible Over 2-Wire I<sup>2</sup>C/SMBus/PMBus Serial Interface. For Evaluation and More Information, See Demo Boards DC2143

TYPICAL APPLICATIONS




Figure 30. One LTM4677 Operating In Parallel with 3xLTM4630A Producing 1V<sub>OUT</sub> at up to 144A. Power System Management Features Accessible Through LTM4677 Over 2-Wire I<sup>2</sup>C/SMBus/PMBus Serial Interface.

## APPENDIX A

### SIMILARITY BETWEEN PMBUS, SMBUS AND I<sup>2</sup>C 2-WIRE INTERFACE

The PMBus 2-wire interface is an incremental extension of the SMBus. SMBus is built upon I<sup>2</sup>C with some minor differences in timing, DC parameters and protocol. The PMBus/SMBus protocols are more robust than simple I<sup>2</sup>C byte commands because PMBus/SMBus provide time-outs to prevent bus errors and optional packet error checking (PEC) to ensure data integrity. In general, a master device that can be configured for I<sup>2</sup>C communication can be used for PMBus communication with little or no change to hardware or firmware. Repeat start (restart) is not supported by all I<sup>2</sup>C controllers but is required for SMBus/PMBus reads. If a general purpose I<sup>2</sup>C controller is used, check that repeat start is supported.

For a description of the minor extensions and exceptions PMBus makes to SMBus, refer to PMBus Specification Part 1 Revision 1.2: Paragraph 5: Transport.

For a description of the differences between SMBus and I<sup>2</sup>C, refer to System Management Bus (SMBus) Specification Version 2.0: Appendix B—Differences Between SMBus and I<sup>2</sup>C.

PMBus data format terminology and abbreviations used in ADI data sheets (see Appendix C: PMBus Command Details, for example), application notes, and the LTpowerPlay GUI are indicated in Table 20.

**Table 20. Data Format Terminology**

PMBus TERMINOLOGY	MEANING	TERMINOLOGY FOR: SPECS, GUI, APPLICATION NOTES	ABBREVIATIONS FOR SUMMARY COMMAND TABLE
Linear	Linear	Linear_5s_11s	L11
Linear (for Voltage Related Commands)	Linear	Linear_16u	L16
Direct	Direct-Manufacturer Customized	DirectMfr	CF
Hex		Hex	I16
ASCII		ASCII	ASC
	Register Fields	Reg	Reg

Handshaking features are included to ensure robust system communication. Please refer to the PMBus Communication and Command Processing subsection of the Applications Information section for further details.

## APPENDIX B

### PMBUS SERIAL DIGITAL INTERFACE

The LTM4677 communicates with a host (master) using the standard PMBus serial bus interface. The Timing Diagram, Figure 31, shows the timing relationship of the signals on the bus. The two bus lines, SDA and SCL, must be high when the bus is not in use. External pull-up resistors or current sources are required on these lines.

The LTM4677 is a slave device. The master can communicate with the LTM4677 using the following formats:

- Master transmitter, slave receiver
- Master receiver, slave transmitter

The following PMBus protocols are supported:

- Write Byte, Write Word, Send Byte, Block Write
- Read Byte, Read Word, Block Read
- Block Write -- Block Read Process Call
- Alert Response Address

Figure 33 to Figure 49 illustrate the aforementioned PMBus protocols. All transactions support PEC (parity error check) and GCP (group command protocol). The Block

Read supports 255 bytes of returned data. For this reason, the PMBus timeout may be extended when reading the fault log.

Figure 32 is a key to the protocol diagrams in this section. PEC is optional.

A value shown below a field in the following figures is a mandatory value for that field.

The data formats implemented by PMBus are:

- Master transmitter transmits to slave receiver. The transfer direction in this case is not changed.
- Master reads slave immediately after the first byte. At the moment of the first acknowledgment (provided by the slave receiver) the master transmitter becomes a master receiver and the slave receiver becomes a slave transmitter.
- Combined format. During a change of direction within a transfer, the master repeats both a start condition and the slave address but with the R/W bit reversed. In this case, the master receiver terminates the transfer by generating a NACK on the last byte of the transfer and a STOP condition.




Figure 31. Timing Diagram

APPENDIX B




Figure 32. PMBus Packet Protocol Diagram Element Key




Figure 33. Quick Command Protocol




Figure 34. Send Byte Protocol




Figure 35. Send Byte Protocol with PEC




Figure 36. Write Byte Protocol




Figure 37. Write Byte Protocol with PEC

APPENDIX B




Figure 38. Write Word Protocol




Figure 39. Write Word Protocol with PEC




Figure 40. Read Byte Protocol




Figure 41. Read Byte Protocol with PEC




Figure 42. Read Word Protocol




Figure 43. Read Word Protocol with PEC




Figure 44. Block Read Protocol






Figure 45. Block Read Protocol with PEC




**APPENDIX B**




**Figure 46. Block Write – Block Read Process Call**



**Figure 47. Block Write – Block Read Process Call with PEC**



**Figure 48. Alert Response Address Protocol**



**Figure 49. Alert Response Address Protocol with PEC**

## APPENDIX C: PMBUS COMMAND DETAILS

### ADDRESSING AND WRITE PROTECT

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
PAGE	0x00	Channel (page) presently selected for any paged command.	R/W Byte	N	Reg			0x00
PAGE_PLUS_WRITE	0x05	Write a command directly to a specified page.	W Block	N				
PAGE_PLUS_READ	0x06	Read a command directly from a specified page.	Block R/W Process	N				
WRITE_PROTECT	0x10	Protect the device against unintended PMBus modifications.	R/W Byte	N	Reg		Y	0x00
MFR_ADDRESS	0xE6	Specify right-justified 7-bit device address.	R/W Byte	N	Reg		Y	0x4F
MFR_RAIL_ADDRESS	0xFA	Specify unique right-justified 7-bit address for channels comprising a PolyPhase output.	R/W Byte	Y	Reg		Y	0x80

Related commands: MFR\_COMMON.

### PAGE

The PAGE command provides the ability to configure, control and monitor both PWM channels through only one physical address, either the MFR\_ADDRESS or GLOBAL device address. Each PAGE contains the operating memory for one PWM channel.

Pages 0x00 and 0x01 correspond to channel 0 and channel 1, respectively, in this device.

Setting PAGE to 0xFF applies any following paged commands to both outputs. With PAGE set to 0xFF the LTM4677 will respond to read commands as if PAGE were set to 0x00 (channel 0 results).

This command has one data byte.

### PAGE\_PLUS\_WRITE

The PAGE\_PLUS\_WRITE command provides a way to set the page within a device, send a command and then send the data for the command, all in one communication packet. Commands allowed by the present write protection level may be sent with PAGE\_PLUS\_WRITE.

The value stored in the PAGE command is not affected by PAGE\_PLUS\_WRITE. If PAGE\_PLUS\_WRITE is used to send a non-paged command, the Page Number byte is ignored.

This command uses Write Block protocol. An example of the PAGE\_PLUS\_WRITE command with PEC sending a command that has two data bytes is shown in Figure 50.




Figure 50. Example of PAGE\_PLUS\_WRITE

## APPENDIX C: PMBUS COMMAND DETAILS

### PAGE\_PLUS\_READ

The PAGE\_PLUS\_READ command provides the ability to set the page within a device, send a command and then read the data returned by the command, all in one communication packet .

The value stored in the PAGE command is not affected by PAGE\_PLUS\_READ. If PAGE\_PLUS\_READ is used to access data from a non-paged command, the Page Number byte is ignored.

This command uses Block Write – Block Read Process Call protocol. An example of the PAGE\_PLUS\_READ command with PEC is shown in Figure 51.

NOTE: PAGE\_PLUS commands cannot be nested. A PAGE\_PLUS command cannot be used to read or write another PAGE\_PLUS command. If this is attempted, the LTM4677 will NACK the entire PAGE\_PLUS packet and issue a CML fault for Invalid/Unsupported Data.




Figure 51. Example of PAGE\_PLUS\_READ

### WRITE\_PROTECT

The WRITE\_PROTECT command is used to control writing to the LTM4677 device. This command does not indicate the status of the WP pin which is defined in the MFR\_COMMON command. The WP pin takes precedence over the value of this command unless the WRITE\_PROTECT command is more stringent.

BYTE	MEANING
0x80	Disable all writes except to the WRITE_PROTECT, PAGE, MFR_EE_UNLOCK and STORE_USER_ALL command
0x40	Disable all writes except to the WRITE_PROTECT, PAGE, MFR_EE_UNLOCK, MFR_CLEAR_PEAKS, STORE_USER_ALL, OPERATION and CLEAR_FAULTS command. individual fault bits can be cleared by writing a 1 to the respective bits in the STATUS registers.
0x20	Disable all writes except to the WRITE_PROTECT, OPERATION, MFR_EE_UNLOCK, MFR_CLEAR_PEAKS, CLEAR_FAULTS, PAGE, ON_OFF_CONFIG, VOUT_COMMAND and STORE_USER_ALL. Individual fault bits can be cleared by writing a 1 to the respective bits in the STATUS registers.
0x10	Reserved, must be 0
0x08	Reserved, must be 0
0x04	Reserved, must be 0
0x02	Reserved, must be 0
0x01	Reserved, must be 0

Enable writes to all commands when WRITE\_PROTECT is set to 0x00.

This command has one data byte.

## APPENDIX C: PMBUS COMMAND DETAILS

If WP pin is high, PAGE, OPERATION, MFR\_CLEAR\_PEAKS, MFR\_EE\_UNLOCK and CLEAR\_FAULTS commands are supported. Individual fault bits can be cleared by writing a 1 to the respective bits in the STATUS registers.

### MFR\_ADDRESS

The MFR\_ADDRESS command byte sets the 7 bits of the PMBus slave address for this device.

Setting this command to a value of 0x80 disables device addressing. The GLOBAL device address, 0x5A and 0x5B, cannot be deactivated. If RCONFIG is set to ignore (MFR\_CONFIG\_ALL[6]=1<sub>b</sub>), the ASEL pin is still used to determine the LSB of the channel address. If the ASEL pin is open, the LTM4677 will use the MFR\_ADDRESS stored in EEPROM. Values of 0x5A, 0x5B, 0x0C, and 0x7C are not recommended.

This command has one data byte.

### MFR\_RAIL\_ADDRESS

The MFR\_RAIL\_ADDRESS command enables direct device address access to the PAGE activated channel. The value of this command should be common to all devices attached to a single power supply rail.

The user should only perform command writes to this address. If a read is performed from this address and the rail devices do not respond with EXACTLY the same value, the LTM4677 will detect bus contention and set a CML communications fault.

Setting this command to a value of 0x80 disables rail device addressing for the channel.

This command has one data byte.

## GENERAL CONFIGURATION REGISTERS

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_CHAN_CONFIG	0xD0	Configuration bits that are channel specific.	R/W Byte	Y	Reg		Y	0x1F
MFR_CONFIG_ALL	0xD1	Configuration bits that are common to all pages.	R/W Byte	N	Reg		Y	0x09

### MFR\_CHAN\_CONFIG

General purpose configuration command common to multiple ADI products.

BIT	MEANING
7	Reserved
6	Reserved
5	Reserved
4	Disable RUN Low. When asserted the RUN pin is not pulsed low if commanded OFF
3	Short Cycle. When asserted the output will immediate off if commanded ON while waiting for TOFF_DELAY or TOFF_FALL. TOFF_MIN of 120ms is honored then the part will command ON.
2	SHARE_CLOCK control, if SHARE_CLOCK is held low, the output is disabled
1	No GPIO ALERT, ALERT is not pulled low if GPIO is pulled low externally. Assert this bit if either POWER_GOOD or VOUT_UVUF are propagated on GPIO
0	Disables the VOUT decay value requirement for MFR_RETRY_TIME processing. When this bit is set to a 0, the output must decay to less than 12.5% of the programmed value for any action that turns off the rail including a fault, an OFF/ON command, or a toggle of RUN from high to low to high.

This command has one data byte.

## APPENDIX C: PMBUS COMMAND DETAILS

### MFR\_CONFIG\_ALL

General purpose configuration command common to multiple ADI products

BIT	MEANING
7	Enable Fault Logging
6	Ignore Resistor Configuration Pins
5	Disable CML fault for Quick Command Message
4	Disable SYNC out
3	Enable 255ms Time Out
2	A valid PEC required for PMBus writes to be accepted. If this bit is not set, the part will accept commands with invalid PEC.
1	Enable the use of PMBus clock stretching
0	Enables a low to high transition on either RUN pin to issue a CLEAR_FAULTS command

This command has one data byte.

### ON/OFF/MARGIN

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
ON_OFF_CONFIG	0x02	RUN pin and PMBus bus on/off command configuration.	R/W Byte	Y	Reg		Y	0x1F
OPERATION	0x01	Operating mode control. On/off, margin high and margin low.	R/W Byte	Y	Reg		Y	0x80
MFR_RESET	0xFD	Commanded reset without requiring a power-down. Identical to RESTORE_USER_ALL.	Send Byte	N				NA

### ON\_OFF\_CONFIG

The ON\_OFF\_CONFIG command configures the combination of RUN<sub>n</sub> pin input and serial bus commands needed to turn the unit on and off. This includes how the unit responds when power is applied.

**Table 21. Supported Values**

VALUE	MEANING
0x1F	OPERATION value and RUN <sub>n</sub> pin must both command the device to start/run. Device executes immediate off when commanded off.
0x1E	OPERATION value and RUN <sub>n</sub> pin must both command the device to start/run. Device uses TOFF_ command values when commanded off.
0x17	RUN <sub>n</sub> pin control with immediate off when commanded off. OPERATION on/off control ignored.
0x16	RUN <sub>n</sub> pin control using TOFF_ command values when commanded off. OPERATION on/off control ignored.

Note: A high on the RUN<sub>n</sub> pin is always required to start power conversion. Power conversion will always stop with a low on RUN<sub>n</sub>.

Programming an unsupported ON\_OFF\_CONFIG value will generate a CML fault and the command will be ignored.

This command has one data byte.

## APPENDIX C: PMBUS COMMAND DETAILS

### OPERATION

The OPERATION command is used to turn the unit on and off in conjunction with the input from the RUN<sub>n</sub> pins. It is also used to cause the unit to set the output voltage to the upper or lower MARGIN VOLTAGES. The unit stays in the commanded operating mode until a subsequent OPERATION command or change in the state of the RUN<sub>n</sub> pin instructs the device to change to another mode. If the part is stored in the MARGIN\_LOW/HIGH state, the next MFR\_RESET or RESTORE\_USER\_ALL or SV<sub>IN</sub> power cycle will ramp to that state. If the OPERATION command is modified, for example ON is changed to MARGIN\_LOW, the output will move at a fixed slope set by the VOUT\_TRANSITION\_RATE. The default operation command is sequence off.

Margin High (Ignore Faults) and Margin Low (Ignore Faults) operations are not supported by the LTM4677.

The part defaults to the Sequence Off state.

This command has one data byte.

**Table 22. OPERATION Command Detail Register OPERATION Data Contents When On\_Off\_Config\_Use\_PMBus Enables Operation\_Control**

SYMBOL	Action	Value
<b>BITS</b>		
<b>FUNCTION</b>	Turn off immediately	0x00
	Turn on	0x80
	Margin Low	0x98
	Margin High	0xA8
	Sequence off	0x40

**OPERATION Data Contents When On\_Off\_Config is Configured Such That OPERATION Command Is Not Used to Command Channel On or Off**

SYMBOL	Action	Value
<b>BITS</b>		
<b>FUNCTION</b>	Output at Nominal	0x80
	Margin Low	0x98
	Margin High	0xA8

Note: Attempts to write a reserved value will cause a CML fault.

## APPENDIX C: PMBUS COMMAND DETAILS

### MFR\_RESET

This command provides a means by which the user can perform a reset of the LTM4677. Identical to RESTORE\_USER\_ALL. This write-only command has no data bytes.

### PWM CONFIG

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_PWM_MODE	0xD4	Configuration for the PWM engine of each channel.	R/W Byte	Y	Reg		Y	0xC3
MFR_PWM_CONFIG	0xF5	Set numerous parameters for the DC/DC controller including phasing.	R/W Byte	N	Reg		Y	0x10
FREQUENCY_SWITCH	0x33	Switching frequency of the controller.	R/W Word	N	L11	kHz	Y	500 0xFBE8

### MFR\_PWM\_MODE

The MFR\_PWM\_MODE command allows the user to program the PWM controller to use, discontinuous (pulse-skipping mode), or forced continuous conduction mode.

BIT	MEANING
7	Range of I <sub>LIMIT</sub> 0 – Low Current Range 1 – High Current Range
6	Enable Servo Mode
5	Reserved
4	Page 0 Only: Use of TSNS <sub>1a</sub> -Sensed Temperature Telemetry 0 - Temperature sensed via TSNS <sub>1a</sub> is used to temperature-correct the current-sense information digitized by Channel 1's current sense input, ISNS <sub>1a+</sub> /ISNS <sub>1a-</sub> . 1 - Temperature sensed via TSNS <sub>0a</sub> is used to temperature-correct the current-sense information digitized by Channel 1's current sense input, ISNS <sub>1a+</sub> /ISNS <sub>1a-</sub> . Telemetry obtained from the thermal sensor connected to TSNS <sub>1a</sub> can be external to the module, if desired.
3	Reserved
2	Reserved
1	Voltage Range 0 - Hi Voltage Range 5.5 volts max 1 - Lo Voltage Range 2.75 volts max
0	PWM Mode 0 - Discontinuous Mode 1 - Continuous Mode

Whenever the channel is ramping on, the PWM mode will be discontinuous, regardless of the value of this command.

Bit [7] of this command determines if the part is in high range or low range of the IOOUT\_OC\_FAULT\_LIMIT command. Changing this bit value changes the PWM loop gain and compensation. Changing this bit value whenever an output is active may have detrimental system results.

## APPENDIX C: PMBUS COMMAND DETAILS

Bit [6] The LTM4677 will not servo while the part is OFF, ramping on or ramping off. When set to a one, the output servo is enabled. The output set point DAC will be slowly adjusted to minimize the difference between the READ\_VOUT\_ADC and the VOUT\_COMMAND (or the appropriate margined value).

Bit [1] of this command determines if the part is in high range or low voltage range. Changing this bit value changes the PWM loop gain and compensation. This bit value cannot be changed when an output is active.

This command has one data byte.

### MFR\_PWM\_CONFIG

The MFR\_PWM\_CONFIG command sets the switching frequency phase offset with respect to the falling edge of the SYNC signal. The part must be in the OFF state to process this command. Either the RUN pins must be low or the part must be commanded off. If the part is in the RUN state and this command is written, the command will be ignored and a BUSY fault will be asserted. Bit 7 allows remote differential voltage sensing for PolyPhase rail applications.

BIT	MEANING	
7	EA Connection 0 – Independent EA and Channel Outputs 1 – EA1 uses EA0 input for PolyPhase operation	
6	Reserved.	
5	Reserved	
4	Share Clock Enable : If this bit is 1, the SHARE_CLK pin will not be released until $SV_{IN} > VIN_{ON}$ . The SHARE_CLK pin will be pulled low when $SV_{IN} < VIN_{OFF}$ . If this bit is 0, the SHARE_CLK pin will not be pulled low when $SV_{IN} < VIN_{OFF}$ except for the initial application of $SV_{IN}$ .	
3	Reserved	
BIT [2:0]	CHANNEL 0 (DEGREES)	CHANNEL 1 (DEGREES)
000b	0	180
001b	90	270
010b	0	240
011b	0	120
100b	120	240
101b	60	240
110b	120	300

Do not assert Bit [7] unless it is a PolyPhase application and both  $V_{OUT}$  pins are tied together and both  $COMP_{na}$  pins are tied together.

This command has one data byte.



## APPENDIX C: PMBUS COMMAND DETAILS

### FREQUENCY\_SWITCH

The FREQUENCY\_SWITCH command sets the switching frequency, in kHz, of a PMBus device. See Table 7 for recommended values.

Supported Frequencies:

VALUE [15:0]	RESULTING FREQUENCY (TYP)
0x0000	External Oscillator
0xF3E8	250kHz
0xFABC	350kHz
0xFB52	425kHz
0xFBE8	500kHz
0x023F	575kHz
0x028A	650kHz
0x02EE	750kHz
0x03E8	1000kHz

The part must be in the OFF state to process this command. Either the RUN pins must be low or the part must be commanded off. If the part is in the RUN state and this command is written, the command will be ignored and a BUSY fault will be asserted. When the part is commanded off and the frequency is changed, a PLL\_UNLOCK status may be detected as the PLL locks onto the new frequency.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### VOLTAGE

#### Input Voltage (SV<sub>IN</sub>) and Limits

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
VIN_OV_FAULT_LIMIT	0x55	Input supply (SV <sub>IN</sub> ) overvoltage fault limit.	R/W Word	N	L11	V	Y	20.0 0xDA80
VIN_UV_WARN_LIMIT	0x58	Input supply (SV <sub>IN</sub> ) undervoltage warning limit.	R/W Word	N	L11	V	Y	5.297 0xCAA6
VIN_ON	0x35	Input voltage (SV <sub>IN</sub> ) at which the unit should start power conversion.	R/W Word	N	L11	V	Y	5.500 0xCAC0
VIN_OFF	0x36	Input voltage (SV <sub>IN</sub> ) at which the unit should stop power conversion.	R/W Word	N	L11	V	Y	5.250 0xCAA0

#### VIN\_OV\_FAULT\_LIMIT

The VIN\_OV\_FAULT\_LIMIT command sets the value of the measured (SV<sub>IN</sub>) input voltage, in volts, that causes an input overvoltage fault. The fault is detected with the A/D converter resulting in latency up to 90ms, typical.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

#### VIN\_UV\_WARN\_LIMIT

The VIN\_UV\_WARN\_LIMIT command sets the value of the SV<sub>IN</sub> input voltage that causes an SV<sub>IN</sub> input undervoltage warning. The warning is detected with the A/D converter resulting in latency up to 90ms, typical.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

## APPENDIX C: PMBUS COMMAND DETAILS

### VIN\_ON

The VIN\_ON command sets the  $SV_{IN}$  input voltage, in volts, at which the unit should start power conversion. This command has two data bytes and is formatted in Linear\_5s\_11s format.

### VIN\_OFF

The VIN\_OFF command sets the  $SV_{IN}$  input voltage, in volts, at which the unit should stop power conversion. This command has two data bytes and is formatted in Linear\_5s\_11s format.

### Output Voltage and Limits

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
VOUT_MODE	0x20	Output voltage format and exponent ( $2^{-12}$ ).	R Byte	Y	Reg			$2^{-12}$ 0x14
VOUT_MAX	0x24	Upper limit on the commanded output voltage including VOUT_MARGIN_HIGH.	R/W Word	Y	L16	V	Y	5.6 0x599A
VOUT_OV_FAULT_LIMIT	0x40	Output overvoltage fault limit.	R/W Word	Y	L16	V	Y	1.1 0x119A
VOUT_OV_WARN_LIMIT	0x42	Output overvoltage warning limit.	R/W Word	Y	L16	V	Y	1.075 0x1133
VOUT_MARGIN_HIGH	0x25	Margin high output voltage set point. Must be greater than VOUT_COMMAND.	R/W Word	Y	L16	V	Y	1.05 0x10CD
VOUT_COMMAND	0x21	Nominal output voltage set point.	R/W Word	Y	L16	V	Y	1.0 0x1000
VOUT_MARGIN_LOW	0x26	Margin low output voltage set point. Must be less than VOUT_COMMAND.	R/W Word	Y	L16	V	Y	0.95 0x0F33
VOUT_UV_WARN_LIMIT	0x43	Output undervoltage warning limit.	R/W Word	Y	L16	V	Y	0.925 0x0ECD
VOUT_UV_FAULT_LIMIT	0x44	Output undervoltage fault limit.	R/W Word	Y	L16	V	Y	0.9 0x0E66
MFR_VOUT_MAX	0xA5	Maximum allowed output voltage including VOUT_OV_FAULT_LIMIT.	R Word	Y	L16	V		5.7 0x5B34

### VOUT\_MODE

The data byte for VOUT\_MODE command, used for commanding and reading output voltage, consists of a 3-bit mode (only linear format is supported) and a 5-bit parameter representing the exponent used in output voltage Read/Write commands.

This read-only command has one data byte.

### VOUT\_MAX

The VOUT\_MAX command sets an upper limit on any voltage, including VOUT\_MARGIN\_HIGH, the unit can command regardless of any other commands or combinations. The maximum allowed value of this command is 5.7V. The maximum output voltage the LTM4677 can produce is 5.5V including VOUT\_MARGIN\_HIGH. However, the VOUT\_OV\_FAULT\_LIMIT can be commanded as high as 5.7V.

This command has two data bytes and is formatted in Linear\_16u format.

## APPENDIX C: PMBUS COMMAND DETAILS

### ***VOUT\_OV\_FAULT\_LIMIT***

The VOUT\_OV\_FAULT\_LIMIT command sets the value of the output voltage measured at the sense pins, in volts, which causes an output overvoltage fault.

If the VOUT\_OV\_FAULT\_LIMIT is modified and the switcher is active, allow 10ms after the command is modified to assure the new value is being honored. The part indicates if it is busy making a calculation. Monitor bits 5 and 6 of MFR\_COMMON. Either bit is low if the part is busy. If this wait time is not met, and the VOUT\_COMMAND is modified above the old overvoltage limit, an OV condition might temporarily be detected resulting in undesirable behavior and possible damage to the switcher.

If VOUT\_OV\_FAULT\_RESPONSE is set to OV\_PULLDOWN, the  $\overline{\text{GPIO}}$  pin will not assert if VOUT\_OV\_FAULT is propagated. The LTM4677 will pull the TG low and assert the BG bit as soon as the overvoltage condition is detected.

This command has two data bytes and is formatted in Linear\_16u format.

### ***VOUT\_OV\_WARN\_LIMIT***

The VOUT\_OV\_WARN\_LIMIT command sets the value of the output voltage measured at the sense pins, in volts, which causes an output voltage high warning. The READ\_VOUT value will be used to determine if this limit has been exceeded.

In response to the VOUT\_OV\_WARN\_LIMIT being exceeded, the device:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Sets the VOUT bit in the STATUS\_WORD
- Sets the VOUT Overvoltage Warning bit in the STATUS\_VOUT command
- Notifies the host by asserting  $\overline{\text{ALERT}}$  pin, unless masked.

This condition is detected by the ADC so the response time may be up to 90ms, typical.

This command has two data bytes and is formatted in Linear\_16u format.

### ***VOUT\_MARGIN\_HIGH***

The VOUT\_MARGIN\_HIGH command loads the unit with the voltage to which the output is to be changed, in volts, when the OPERATION command is set to "Margin High". The value must be greater than VOUT\_COMMAND. The maximum guaranteed value on VOUT\_MARGIN\_HIGH is 5.5V.

This command will not be acted on during TON\_RISE and TOFF\_FALL output sequencing. The VOUT\_TRANSITION\_RATE will be used if this command is modified while the output is active and in a steady-state condition.

This command has two data bytes and is formatted in Linear\_16u format.

### ***VOUT\_COMMAND***

The VOUT\_COMMAND consists of two bytes and is used to set the output voltage, in volts. The maximum guaranteed value on VOUT is 5.5V.

This command will not be acted on during TON\_RISE and TOFF\_FALL output sequencing. The VOUT\_TRANSITION\_RATE will be used if this command is modified while the output is active and in a steady-state condition.

This command has two data bytes and is formatted in Linear\_16u format.

## APPENDIX C: PMBUS COMMAND DETAILS

### ***VOUT\_MARGIN\_LOW***

The VOUT\_MARGIN\_LOW command loads the unit with the voltage to which the output is to be changed, in volts, when the OPERATION command is set to “Margin Low”. The value must be less than VOUT\_COMMAND.

This command will not be acted on during TON\_RISE and TOFF\_FALL output sequencing. The VOUT\_TRANSITION\_RATE will be used if this command is modified while the output is active and in a steady-state condition.

This command has two data bytes and is formatted in Linear\_16u format.

### ***VOUT\_UV\_WARN\_LIMIT***

The VOUT\_UV\_WARN\_LIMIT command reads the value of the output voltage measured at the sense pins, in volts, which causes an output voltage low warning.

In response to the VOUT\_UV\_WARN\_LIMIT being exceeded, the device:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Sets the VOUT bit in the STATUS\_WORD
- Sets the VOUT Undervoltage Warning bit in the STATUS\_VOUT command
- Notifies the host by asserting  $\overline{\text{ALERT}}$  pin, unless masked.

This condition is detected by the ADC so the response time may be up to 90ms, typical.

This command has two data bytes and is formatted in Linear\_16u format.

### ***VOUT\_UV\_FAULT\_LIMIT***

The VOUT\_UV\_FAULT\_LIMIT command reads the value of the output voltage measured at the sense pins, in volts, which causes an output undervoltage fault.

This command has two data bytes and is formatted in Linear\_16u format.

### ***MFR\_VOUT\_MAX***

The MFR\_VOUT\_MAX command is the maximum output voltage in volts for each channel including VOUT\_OV\_FAULT\_LIMIT. If the output voltages are set to high range (Bit 1 of MFR\_PWM\_MODE set to a 0) MFR\_VOUT\_MAX for channels 0 and 1 is 5.7V. If the output voltages are set to low range (Bit 1 of MFR\_PWM\_MODE set to a 1) the MFR\_VOUT\_MAX for both channels is 2.75V. Entering VOUT\_COMMAND values greater than this will result in a CML fault and the output voltage setting will be clamped to the maximum level.

This read-only command has 2 data bytes and is formatted in Linear\_16u format.

## CURRENT

### Input Current Calibration

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_IIN_OFFSET	0xE9	Coefficient used to add to the input current to account for the IQ of the part.	R/W Word	Y	L11	A	Y	0.0305 0x8BE7

## APPENDIX C: PMBUS COMMAND DETAILS

### *MFR\_IIN\_OFFSET*

The MFR\_IIN\_OFFSET command allows the user to set an input current representing the quiescent current of each channel. For accurate results at low output current, the part should be in continuous conduction mode. (MFR\_PWM\_MODE[0]=1<sub>b</sub>). See Table 8 for recommended values.

This command has 2 data bytes and is formatted in Linear\_5s\_11s format.

### Output Current Calibration

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
IOUT_CAL_GAIN	0x38	The ratio of the voltage at the current sense pins to the sensed current.	R/W Word	Y	L11	mΩ	Factory-Only NVM	Trimmed, 2.48mΩ typical
MFR_IOUT_CAL_GAIN_TC	0xF6	Temperature coefficient of the current sensing element.	R/W Word	Y	CF		Y	3860 0x0F14

### *IOUT\_CAL\_GAIN*

The IOUT\_CAL\_GAIN command is nominally used to set the resistance value of the current sense element, in milliohms. (see also MFR\_IOUT\_CAL\_GAIN\_TC). Writes to this register result in a NACK and do not impact output current readback telemetry.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### *MFR\_IOUT\_CAL\_GAIN\_TC*

The MFR\_IOUT\_CAL\_GAIN\_TC command allows the user to program the temperature coefficient of the IOUT\_CAL\_GAIN inductor DCR in ppm/°C.

This command has two data bytes and is formatted in 16-bit 2's complement integer ppm.  $N = -32768$  to  $32767 \cdot 10^{-6}$ . Nominal temperature is 27°C. The IOUT\_CAL\_GAIN is multiplied by:

$$[1.0 + \text{MFR\_IOUT\_CAL\_GAIN\_TC} \cdot (\text{READ\_TEMPERATURE\_1} - 27)].$$

DCR sensing will have a typical value of 3900.

The IOUT\_CAL\_GAIN and MFR\_IOUT\_CAL\_GAIN\_TC impact all current parameters including: READ\_IOUT, READ\_IIN, IOUT\_OC\_FAULT\_LIMIT and IOUT\_OC\_WARN\_LIMIT. Writes to this register are not recommended; use the factory-default value.

### Input Current

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
IIN_OC_WARN_LIMIT	0x5D	Input overcurrent warning limit.	R/W Word	N	L11	A	Y	16 0xDA00

### *IIN\_OC\_WARN\_LIMIT*

The IIN\_OC\_WARN\_LIMIT command sets the value of the input current, in amperes, that causes a warning indicating the input current is high. The READ\_IIN value will be used to determine if this limit has been exceeded.

In response to the IIN\_OC\_WARN\_LIMIT being exceeded, the device:

- Sets the OTHER bit in the STATUS\_BYTE
- Sets the INPUT bit in the upper byte of the STATUS\_WORD

## APPENDIX C: PMBUS COMMAND DETAILS

- Sets the IIN Overcurrent Warning bit in the STATUS\_INPUT command, and
- Notifies the host by asserting  $\overline{\text{ALERT}}$  pin, unless masked

This condition is detected by the ADC so the response time may be up to 90ms, typical.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### Output Current

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
IOUT_OC_FAULT_LIMIT	0x46	Output overcurrent fault limit.	R/W Word	Y	L11	A	Y	25 0xDB20
IOUT_OC_WARN_LIMIT	0x4A	Output overcurrent warning limit.	R/W Word	Y	L11	A	Y	22 0xDAC0

### IOUT\_OC\_FAULT\_LIMIT

The IOUT\_OC\_FAULT\_LIMIT command sets the value of the peak output current limit, in amperes. When the controller is in current limit, the overcurrent detector will indicate an overcurrent fault condition. The programmed overcurrent fault limit value is rounded up to the nearest one of the following set of discrete values:

25mV/IOUT_CAL_GAIN	Low Range (1.5x Nominal Loop Gain) MFR_PWM_MODE [7]=0
28.6mV/IOUT_CAL_GAIN	
32.1mV/IOUT_CAL_GAIN	
35.7mV/IOUT_CAL_GAIN	
39.3mV/IOUT_CAL_GAIN	
42.9mV/IOUT_CAL_GAIN	
46.4mV/IOUT_CAL_GAIN	
50mV/IOUT_CAL_GAIN	
37.5mV/IOUT_CAL_GAIN	High Range (Nominal Loop Gain) MFR_PWM_MODE [7]=1
42.9mV/IOUT_CAL_GAIN	
48.2mV/IOUT_CAL_GAIN	
53.6mV/IOUT_CAL_GAIN	
58.9mV/IOUT_CAL_GAIN	
64.3mV/IOUT_CAL_GAIN	
69.6mV/IOUT_CAL_GAIN	
75mV/IOUT_CAL_GAIN	

Note: This is the peak of the current waveform. The READ\_IOUT command returns the average current. The peak output current limits are adjusted with temperature based on the MFR\_IOUT\_CAL\_GAIN\_TC using the equation:

$$\text{IOUT\_OC\_FAULT\_LIMIT} = \text{IOUT\_CAL\_GAIN} \cdot (1 + \text{MFR\_IOUT\_CAL\_GAIN\_TC} \cdot (\text{READ\_TEMPERATURE}_1 - 27.0)).$$

The LTpowerPlay GUI automatically convert the voltages to currents.

The I<sub>OUT</sub> range is set with bit 7 of the MFR\_PWM\_MODE command.

The IOUT\_OC\_FAULT\_LIMIT is ignored during TON\_RISE and TOFF\_FALL.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

## APPENDIX C: PMBUS COMMAND DETAILS

### ***IOUT\_OC\_WARN\_LIMIT***

This command sets the value of the output current that causes an output overcurrent warning in amperes. The READ\_IOUT value will be used to determine if this limit has been exceeded.

In response to the IOUT\_OC\_WARN\_LIMIT being exceeded, the device:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Sets the IOUT bit in the STATUS\_WORD
- Sets the IOUT Overcurrent Warning bit in the STATUS\_IOUT command, and
- Notifies the host by asserting  $\overline{\text{ALERT}}$  pin, unless masked.

This condition is detected by the ADC so the response time may be up to 90ms, typical.

The IOUT\_OC\_FAULT\_LIMIT is ignored during TON\_RISE and TOFF\_FALL.

This command has two data bytes and is formatted in Linear\_5s\_11s format

## TEMPERATURE

### Power Stage DCR Temperature Calibration

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_TEMP_1_GAIN	0xF8	Sets the slope of the power stage temperature sensor.	R/W Word	Y	CF		Y	0.995 0x3FAE
MFR_TEMP_1_OFFSET	0xF9	Sets the offset of the power stage temperature sensor with respect to $-273.1^{\circ}\text{C}$ .	R/W Word	Y	L11	C	Y	0 0x8000

### ***MFR\_TEMP\_1\_GAIN***

The MFR\_TEMP\_1\_GAIN command will modify the slope of the power stage temperature sensor to account for non-idealities in the element and errors associated with the remote sensing of the temperature in the inductor.

This command has two data bytes and is formatted in 16-bit 2's complement integer.  $N = 8192$  to  $32767$ . The effective adjustment is  $N \cdot 2^{-14}$ . The nominal value is 1.

### ***MFR\_TEMP\_1\_OFFSET***

The MFR\_TEMP\_1\_OFFSET command will modify the offset of the power stage temperature sensor to account for non-idealities in the element and errors associated with the remote sensing of the temperature in the inductor.

This command has two data bytes and is formatted in Linear\_5s\_11s format. The part starts the calculation with a value of  $-273.15$  so the default adjustment value is zero.

## APPENDIX C: PMBUS COMMAND DETAILS

### Power Stage Temperature Limits

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
OT_FAULT_LIMIT	0x4F	Power stage overtemperature fault limit.	R/W Word	Y	L11	C	Y	128 0xF200
OT_WARN_LIMIT	0x51	Power stage overtemperature warning limit.	R/W Word	Y	L11	C	Y	125 0xEBE8
UT_FAULT_LIMIT	0x53	Power stage undertemperature fault limit.	R/W Word	Y	L11	C	Y	-45 0xE530

#### ***OT\_FAULT\_LIMIT***

The OT\_FAULT\_LIMIT command sets the value of the power stage temperature, in degrees Celsius, which causes an overtemperature fault. The READ\_TEMPERATURE\_1 value will be used to determine if this limit has been exceeded.

This condition is detected by the ADC so the response time may be up to 90ms, typical.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

#### ***OT\_WARN\_LIMIT***

The OT\_WARN\_LIMIT command sets the value of the power stage temperature, in degrees Celsius, which causes an overtemperature warning. The READ\_TEMPERATURE\_1 value will be used to determine if this limit has been exceeded.

In response to the OT\_WARN\_LIMIT being exceeded, the device:

- Sets the TEMPERATURE bit in the STATUS\_BYTE
- Sets the Overtemperature Warning bit in the STATUS\_TEMPERATURE command, and
- Notifies the host by asserting  $\overline{\text{ALERT}}$  pin, unless masked.

This condition is detected by the ADC so the response time may be up to 90ms, typical.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

#### ***UT\_FAULT\_LIMIT***

The UT\_FAULT\_LIMIT command sets the value of the power stage temperature, in degrees Celsius, which causes an undertemperature fault. The READ\_TEMPERATURE\_1 value will be used to determine if this limit has been exceeded.

This condition is detected by the ADC so the response time may be up to 90ms, typical.

This command has two data bytes and is formatted in Linear\_5s\_11s format.



## APPENDIX C: PMBUS COMMAND DETAILS

### TIMING

#### Timing—On Sequence/Ramp

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
TON_DELAY	0x60	Time from RUN and/or Operation on to output rail turn-on.	R/W Word	Y	L11	ms	Y	0.0 0x8000
TON_RISE	0x61	Time from when the output starts to rise until the output voltage reaches the VOUT commanded value.	R/W Word	Y	L11	ms	Y	3.0 0xC300
TON_MAX_FAULT_LIMIT	0x62	Maximum time from the start of TON_RISE for VOUT to cross the VOUT_UV_FAULT_LIMIT.	R/W Word	Y	L11	ms	Y	5.0 0xCA80
VOUT_TRANSITION_RATE	0x27	Rate the output changes when VOUT commanded to a new value.	R/W Word	Y	L11	V/ms	Y	0.001 0x8042

#### ***TON\_DELAY***

The TON\_DELAY command sets the time, in milliseconds, from when a start condition is received until the output voltage starts to rise. Values from 0ms to 83 seconds are valid.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

#### ***TON\_RISE***

The TON\_RISE command sets the time, in milliseconds, from the time the output starts to rise to the time the output enters the regulation band. Values from 0 to 1.3 seconds are valid. The part will be in discontinuous mode during TON\_RISE events. If TON\_RISE is less than 0.25ms, the LTM4677 digital slope will be bypassed. The output voltage transition will be controlled by the analog performance of the PWM switcher. The maximum allowed slope is 4V/ms.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

#### ***TON\_MAX\_FAULT\_LIMIT***

The TON\_MAX\_FAULT\_LIMIT command sets the value, in milliseconds, on how long the unit can attempt to power up the output without reaching the output undervoltage fault limit.

A data value of 0ms means that there is no limit and that the unit can attempt to bring up the output voltage indefinitely. The maximum limit is 83 seconds.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

#### ***VOUT\_TRANSITION\_RATE***

When a PMBus device receives either a VOUT\_COMMAND or OPERATION (Margin High, Margin Low) that causes the output voltage to change this command set the rate in V/ms at which the output voltage changes. This commanded rate of change does not apply when the unit is commanded on or off.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

## APPENDIX C: PMBUS COMMAND DETAILS

### Timing—Off Sequence/Ramp

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
TOFF_DELAY	0x64	Time from RUN and/or Operation off to the start of TOFF_FALL ramp.	R/W Word	Y	L11	ms	Y	0.0 0x8000
TOFF_FALL	0x65	Time from when the output starts to fall until the output reaches zero volts.	R/W Word	Y	L11	ms	Y	3.0 0xC300
TOFF_MAX_WARN_LIMIT	0x66	Maximum allowed time, after TOFF_FALL completed, for the unit to decay below 12.5%.	R/W Word	Y	L11	ms	Y	0.0 0x8000

#### **TOFF\_DELAY**

The TOFF\_DELAY command sets the time, in milliseconds, from when a stop condition is received until the output voltage starts to fall. Values from 0 to 83 seconds are valid.

This command is excluded from fault events.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

#### **TOFF\_FALL**

The TOFF\_FALL command sets the time, in milliseconds, from the end of the turn-off delay time until the output voltage is commanded to zero. It is the ramp time of the  $V_{OUT}$  DAC. When the  $V_{OUT}$  DAC is zero, the part will three-state.

The part will maintain the mode of operation programmed. For defined TOFF\_FALL times, the user should set the part to continuous conduction mode. Loading the max value indicates the part will ramp down at the slowest possible rate. The minimum supported fall time is 0.25ms. A value less than 0.25ms will result in a 0.25ms ramp. The maximum fall time is 1.3 seconds. The maximum allowed slope is 4V/ms.

In discontinuous conduction mode, the controller will not draw current from the load and the fall time will be set by the output capacitance and load current.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

#### **TOFF\_MAX\_WARN\_LIMIT**

The TOFF\_MAX\_WARN\_LIMIT command sets the value, in milliseconds, on how long the unit can attempt to turn off the output until a warning is asserted. The output is considered off when the  $V_{OUT}$  voltage is less than 12.5% of the programmed  $V_{OUT\_COMMAND}$  value. The calculation begins after TOFF\_FALL is complete. TOFF\_MAX\_WARN is not enabled in  $V_{OUT\_DECAY}$  is disabled.

A data value of 0ms means that there is no limit and that the unit can attempt to turn off the output voltage indefinitely. Other than 0, values from 120ms to 524 seconds are valid.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### Precondition for Restart

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_RESTART_DELAY	0xDC	Delay from actual RUN active edge to virtual RUN active edge.	R/W Word	Y	L11	ms	Y	300 0xFA58

## APPENDIX C: PMBUS COMMAND DETAILS

### ***MFR\_RESTART\_DELAY***

This command specifies the minimum RUN off time in milliseconds. This device will pull the RUN pin low for this length of time once a falling edge of RUN has been detected. The minimum recommended value is 136ms.

Note: The restart delay is different than the retry delay. The restart delay pulls run low for the specified time, after which a standard start-up sequence is initiated. The minimum restart delay should be equal to TOFF\_DELAY + TOFF\_FALL + 136ms. Valid values are from 136ms to 65.52 seconds in 16ms increments. To assure a minimum off time, set the MFR\_RESTART\_DELAY 16ms longer than the desired time. The output rail can be off longer than the MFR\_RESTART\_DELAY after the RUN pin is pulled high if the output decay bit 1 is enabled in MFR\_CHAN\_CONFIG and the output takes a long time to decay below 12.5% of the programmed value.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

### **FAULT RESPONSE**

#### **Fault Responses All Faults**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_RETRY_DELAY	0xDB	Retry interval during FAULT retry mode.	R/W Word	Y	L11	ms	Y	250 0xF3E8

### ***MFR\_RETRY\_DELAY***

This command sets the time in milliseconds between restarts if the fault response is to retry the controller at specified intervals. This command value is used for all fault responses that require retry. The retry time starts once the fault has been detected by the offending channel. Valid values are from 120ms to 83.88 seconds in 10 $\mu$ s increments.

Note: The retry delay time is determined by the longer of the MFR\_RETRY\_DELAY command or the time required for the regulated output to decay below 12.5% of the programmed value. If the natural decay time of the output is too long, it is possible to remove the voltage requirement of the MFR\_RETRY\_DELAY command by asserting bit 0 of MFR\_CHAN\_CONFIG.

This command has two data bytes and is formatted in Linear\_5s\_11s format.

#### **Fault Responses Input Voltage (SV<sub>IN</sub>)**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
VIN_OV_FAULT_RESPONSE	0x56	Action to be taken by the device when an SV <sub>IN</sub> input supply overvoltage fault is detected.	R/W Byte	Y	Reg		Y	0xB8

### ***VIN\_OV\_FAULT\_RESPONSE***

The VIN\_OV\_FAULT\_RESPONSE command instructs the device on what action to take in response to an (SV<sub>IN</sub>) input overvoltage fault. The data byte is in the format given in Table 27.

The device also:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Set the INPUT bit in the upper byte of the STATUS\_WORD

## APPENDIX C: PMBUS COMMAND DETAILS

- Sets the  $SV_{IN}$  Overvoltage Fault bit in the STATUS\_INPUT command, and
- Notifies the host by asserting  $\overline{ALERT}$  pin, unless masked.

This command has one data byte.

### Fault Responses Output Voltage

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
VOUT_OV_FAULT_RESPONSE	0x41	Action to be taken by the device when an output overvoltage fault is detected.	R/W Byte	Y	Reg		Y	0x7A
VOUT_UV_FAULT_RESPONSE	0x45	Action to be taken by the device when an output undervoltage fault is detected.	R/W Byte	Y	Reg		Y	0xB8
TON_MAX_FAULT_RESPONSE	0x63	Action to be taken by the device when a TON_MAX_FAULT event is detected.	R/W Byte	Y	Reg		Y	0xB8

### VOUT\_OV\_FAULT\_RESPONSE

The VOUT\_OV\_FAULT\_RESPONSE command instructs the device on what action to take in response to an output overvoltage fault. The data byte is in the format given in Table 23.

The device also:

- Sets the VOUT\_OV bit in the STATUS\_BYTE
- Sets the VOUT bit in the STATUS\_WORD
- Sets the VOUT Overvoltage Fault bit in the STATUS\_VOUT command
- Notifies the host by asserting  $\overline{ALERT}$  pin, unless masked.

The only value recognized for this command are:

0x80—The device shuts down (disables the output) and the unit does not attempt to retry. The output remains disabled until the fault is cleared (PMBus, Part II, Section 10.7).

0xB8—The device shuts down (disables the output) and device attempts retry continuously, without limitation, until it is commanded OFF (by the RUN pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down.

0x4n The device shuts down and the unit does not attempt to retry. The output remains disabled until the part is commanded OFF then ON or the RUN pin is asserted low then high or MFR\_RESET or RESTORE\_USER\_ALL through the command or removal of  $SV_{IN}$ . The OV fault must remain active for a period of  $n \cdot 10\mu s$ , where n is a value from 0 to 7.

0x78+n The device shuts down and the unit attempts to retry continuously until either the fault condition is cleared or the part is commanded OFF then ON or the RUN pin is asserted low then high or MFR\_RESET or RESTORE\_USER\_ALL through the command or removal of  $SV_{IN}$ . The OV fault must remain active for a period of  $n \cdot 10\mu s$ , where n is a value from 0 to 7.

Any other value will result in a CML fault and the write will be ignored.

This command has one data byte.

## APPENDIX C: PMBUS COMMAND DETAILS

Table 23. VOUT\_OV\_FAULT\_RESPONSE Data Byte Contents

BITS	DESCRIPTION	VALUE	MEANING
7:6	Response For all values of bits [7:6], the LTM4677: <ul style="list-style-type: none"> <li>• Sets the corresponding fault bit in the status commands and</li> <li>• Notifies the host by asserting <math>\overline{\text{ALERT}}</math> pin, unless masked.</li> </ul> The fault bit, once set, is cleared only when one or more of the following events occurs: <ul style="list-style-type: none"> <li>• The device receives a CLEAR_FAULTS command.</li> <li>• The output is commanded through the RUN<math>n</math> pin, the OPERATION command, or the combined action of the RUN<math>n</math> pin and OPERATION command, to turn off and then to turn back on, or</li> <li>• Bias power is removed and reapplied to the LTM4677.</li> </ul>	00	Part performs OV pull down only (i.e., turns off the top MOSFET and turns on lower MOSFET while $V_{\text{OUT}}$ is > VOUT_OV_FAULT)
		01	The PMBus device continues operation for the delay time specified by bits [2:0] and the delay time unit specified for that particular fault. If the fault condition is still present at the end of the delay time, the unit responds as programmed in the Retry Setting (bits [5:3]).
		10	The device shuts down immediately (disables the output) and responds according to the retry setting in bits [5:3].
		11	Not supported. Writing this value will generate a CML fault.
5:3	Retry Setting	000-110	The unit does not attempt to restart. The output remains disabled until the fault is cleared until the device is commanded OFF bias power is removed.
		111	The PMBus device attempts to restart continuously, without limitation, until it is commanded OFF (by the RUN $n$ pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down without retry. Note: The retry interval is set by the MFR_RETRY_DELAY command.
2:0	Delay Time	XXX	The delay time in 10 $\mu$ s increments. This delay time determines how long the controller continues operating after a fault is detected. Only valid for deglitched off state

### VOUT\_UV\_FAULT\_RESPONSE

The VOUT\_UV\_FAULT\_RESPONSE command instructs the device on what action to take in response to an output undervoltage fault. The data byte is in the format given in Table 24.

The device also:

- Sets the VOUT bit in the STATUS\_WORD
- Sets the VOUT undervoltage fault bit in the STATUS\_VOUT command
- Notifies the host by asserting  $\overline{\text{ALERT}}$  pin, unless masked.

The UV fault and warn are masked until the following criteria are achieved:

- 1) The TON\_MAX\_FAULT\_LIMIT has been reached
- 2) The TON\_DELAY sequence has completed
- 3) The TON\_RISE sequence has completed
- 4) The VOUT\_UV\_FAULT\_LIMIT threshold has been reached
- 5) The IOUT\_OC\_FAULT\_LIMIT is not present

The UV fault and warn are masked whenever the channel is not active.

The UV fault and warn are masked during TON\_RISE and TOFF\_FALL sequencing.

This command has one data byte.

## APPENDIX C: PMBUS COMMAND DETAILS

Table 24. VOUT\_UV\_FAULT\_RESPONSE Data Byte Contents

BITS	DESCRIPTION	VALUE	MEANING
7:6	Response For all values of bits [7:6], the LTM4677: <ul style="list-style-type: none"> <li>• Sets the corresponding fault bit in the status commands and</li> <li>• Notifies the host by asserting <math>\overline{\text{ALERT}}</math> pin, unless masked.</li> </ul> The fault bit, once set, is cleared only when one or more of the following events occurs: <ul style="list-style-type: none"> <li>• The device receives a CLEAR_FAULTS command</li> <li>• The output is commanded through the RUN<math>n</math> pin, the OPERATION command, or the combined action of the RUN<math>n</math> pin and OPERATION command, to turn off and then to turn back on, or</li> <li>• Bias power is removed and reapplied to the LTM4677.</li> </ul>	00	The PMBus device continues operation without interruption. (Ignores the fault functionally)
		01	The PMBus device continues operation for the delay time specified by bits [2:0] and the delay time unit specified for that particular fault. If the fault condition is still present at the end of the delay time, the unit responds as programmed in the Retry Setting (bits [5:3]).
		10	The device shuts down (disables the output) and responds according to the retry setting in bits [5:3].
		11	Not supported. Writing this value will generate a CML fault.
5:3	Retry Setting	000-110	The unit does not attempt to restart. The output remains disabled until the fault is cleared until the device is commanded OFF bias power is removed.
		111	The PMBus device attempts to restart continuously, without limitation, until it is commanded OFF (by the RUN $n$ pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down without retry. Note: The retry interval is set by the MFR_RETRY_DELAY command.
2:0	Delay Time	XXX	The delay time in 10 $\mu$ s increments. This delay time determines how long the controller continues operating after a fault is detected. Only valid for deglitched off state.

### TON\_MAX\_FAULT\_RESPONSE

The TON\_MAX\_FAULT\_RESPONSE command instructs the device on what action to take in response to a TON\_MAX fault. The data byte is in the format given in Table 27.

The device also:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Sets the VOUT bit in the STATUS\_WORD
- Sets the TON\_MAX\_FAULT bit in the STATUS\_VOUT command, and
- Notifies the host by asserting  $\overline{\text{ALERT}}$  pin, unless masked.
- A value of 0 disables the TON\_MAX\_FAULT\_RESPONSE. It is not recommended to use 0.

This command has one data byte.

## APPENDIX C: PMBUS COMMAND DETAILS

### Fault Responses Output Current

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
IOUT_OC_FAULT_RESPONSE	0x47	Action to be taken by the device when an output overcurrent fault is detected.	R/W Byte	Y	Reg		Y	0x00

### IOUT\_OC\_FAULT\_RESPONSE

The IOUT\_OC\_FAULT\_RESPONSE command instructs the device on what action to take in response to an output overcurrent fault. The data byte is in the format given in Table 25.

The device also:

- Sets the IOUT\_OC bit in the STATUS\_BYTE
- Sets the IOUT bit in the STATUS\_WORD
- Sets the IOUT Overcurrent Fault bit in the STATUS\_IOUT command, and
- Notifies the host by asserting  $\overline{\text{ALERT}}$  pin, unless masked.

This command has one data byte.

**Table 25. IOUT\_OC\_FAULT\_RESPONSE Data Byte Contents**

BITS	DESCRIPTION	VALUE	MEANING
7:6	Response For all values of bits [7:6], the LTM4677: <ul style="list-style-type: none"> <li>• Sets the corresponding fault bit in the status commands and</li> <li>• Notifies the host by asserting <math>\overline{\text{ALERT}}</math> pin, unless masked.</li> </ul> The fault bit, once set, is cleared only when one or more of the following events occurs: <ul style="list-style-type: none"> <li>• The device receives a CLEAR_FAULTS command</li> <li>• The output is commanded through the RUN<math>n</math> pin, the OPERATION command, or the combined action of the RUN<math>n</math> pin and OPERATION command, to turn off and then to turn back on, or</li> <li>• Bias power is removed and reapplied to the LTM4677.</li> </ul>	00	The LTM4677 continues to operate indefinitely while maintaining the output current at the value set by IOUT_OC_FAULT_LIMIT without regard to the output voltage (known as constant-current or brick-wall limiting).
		01	Not supported.
		10	The LTM4677 continues to operate, maintaining the output current at the value set by IOUT_OC_FAULT_LIMIT without regard to the output voltage, for the delay time set by bits [2:0]. If the device is still operating in current limit at the end of the delay time, the device responds as programmed by the Retry Setting in bits [5:3].
		11	The LTM4677 shuts down immediately and responds as programmed by the Retry Setting in bits [5:3].
5:3	Retry Setting	000-110	The unit does not attempt to restart. The output remains disabled until the fault is cleared by cycling the RUN $n$ pin or removing bias power.
		111	The device attempts to restart continuously, without limitation, until it is commanded OFF (by the RUN $n$ pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down. Note: The retry interval is set by the MFR_RETRY_DELAY command.
2:0	Delay Time	XXX	The number of delay time units in 16ms increments. This delay time is used to determine the amount of time a unit is to continue operating after a fault is detected before shutting down. Only valid for deglitched off state.

## APPENDIX C: PMBUS COMMAND DETAILS

### Fault Responses IC Temperature

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_OT_FAULT_RESPONSE	0xD6	Action to be taken by the device when an internal overtemperature fault is detected.	R Byte	N	Reg			0xC0

#### *MFR\_OT\_FAULT\_RESPONSE*

The MFR\_OT\_FAULT\_RESPONSE command byte instructs the device on what action to take in response to an internal overtemperature fault. The data byte is in the format given in Table 26.

The LTM4677 also:

- Sets the MFR bit in the STATUS\_WORD, and
- Sets the Overtemperature Fault bit in the STATUS\_MFR\_SPECIFIC command
- Notifies the host by asserting  $\overline{\text{ALERT}}$  pin, unless masked.

This command has one data byte.

**Table 26. Data Byte Contents MFR\_OT\_FAULT\_RESPONSE**

BITS	DESCRIPTION	VALUE	MEANING
7:6	Response For all values of bits [7:6], the LTM4677: <ul style="list-style-type: none"> <li>• Sets the corresponding fault bit in the status commands and</li> <li>• Notifies the host by asserting <math>\overline{\text{ALERT}}</math> pin, unless masked.</li> </ul> The fault bit, once set, is cleared only when one or more of the following events occurs: <ul style="list-style-type: none"> <li>• The device receives a CLEAR_FAULTS command</li> <li>• The output is commanded through the RUN<sub>n</sub> pin, the OPERATION command, or the combined action of the RUN<sub>n</sub> pin and OPERATION command, to turn off and then to turn back on, or</li> <li>• Bias power is removed and reapplied to the LTM4677.</li> </ul>	00	Not supported. Writing this value will generate a CML fault.
		01	Not supported. Writing this value will generate a CML fault
		10	The device shuts down immediately (disables the output) and responds according to the retry setting in bits [5:3].
		11	The device's output is disabled while the fault is present. Operation resumes and the output is enabled when the fault condition no longer exists.
5:3	Retry Setting	000	The unit does not attempt to restart. The output remains disabled until the fault is cleared.
		001-111	Not supported. Writing this value will generate CML fault.
2:0	Delay Time	XXX	Not supported. Value ignored

### Fault Responses Power Stage Temperature

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
OT_FAULT_RESPONSE	0x50	Action to be taken by the device when a power stage overtemperature fault is detected,	R/W Byte	Y	Reg		Y	0xB8
UT_FAULT_RESPONSE	0x54	Action to be taken by the device when a power stage undertemperature fault is detected.	R/W Byte	Y	Reg		Y	0x00



## APPENDIX C: PMBUS COMMAND DETAILS

### OT\_FAULT\_RESPONSE

The OT\_FAULT\_RESPONSE command instructs the device on what action to take in response to a power stage over-temperature fault. The data byte is in the format given in Table 27.

The device also:

- Sets the TEMPERATURE bit in the STATUS\_BYTE
- Sets the Overtemperature Fault bit in the STATUS\_TEMPERATURE command, and
- Notifies the host by asserting  $\overline{\text{ALERT}}$  pin, unless masked.

This condition is detected by the ADC so the response time may be up to 90ms, typical.

This command has one data byte.

### UT\_FAULT\_RESPONSE

The UT\_FAULT\_RESPONSE command instructs the device on what action to take in response to a power stage under-temperature fault. The data byte is in the format given in Table 27.

The device also:

- Sets the TEMPERATURE bit in the STATUS\_BYTE
- Sets the Undertemperature Fault bit in the STATUS\_TEMPERATURE command, and
- Notifies the host by asserting  $\overline{\text{ALERT}}$  pin, unless masked.

This condition is detected by the ADC so the response time may be up to 90ms, typical.

This command has one data byte.

**Table 27. Data Byte Contents: TON\_MAX\_FAULT\_RESPONSE, VIN\_OV\_FAULT\_RESPONSE, OT\_FAULT\_RESPONSE, UT\_FAULT\_RESPONSE**

BITS	DESCRIPTION	VALUE	MEANING
7:6	Response For all values of bits [7:6], the LTM4677: <ul style="list-style-type: none"> <li>• Sets the corresponding fault bit in the status commands, and</li> <li>• Notifies the host by asserting <math>\overline{\text{ALERT}}</math> pin, unless masked.</li> </ul> The fault bit, once set, is cleared only when one or more of the following events occurs: <ul style="list-style-type: none"> <li>• The device receives a CLEAR_FAULTS command</li> <li>• The output is commanded through the RUN<math>n</math> pin, the OPERATION command, or the combined action of the RUN<math>n</math> pin and OPERATION command, to turn off and then to turn back on, or</li> <li>• Bias power is removed and reapplied to the LTM4677.</li> </ul>	00	The PMBus device continues operation without interruption.
		01	Not supported. Writing this value will generate a CML fault.
		10	The device shuts down immediately (disables the output) and responds according to the retry setting in bits [5:3].
		11	Not supported. Writing this value will generate a CML fault.
5:3	Retry Setting	000-110	The unit does not attempt to restart. The output remains disabled until the fault is cleared until the device is commanded OFF bias power is removed.
		111	The PMBus device attempts to restart continuously, without limitation, until it is commanded OFF (by the RUN $n$ pin or OPERATION command or both), bias power is removed, or another fault condition causes the unit to shut down without retry. Note: The retry interval is set by the MFR_RETRY_DELAY command.
2:0	Delay Time	XXX	Not supported. Values ignored

## APPENDIX C: PMBUS COMMAND DETAILS

### FAULT SHARING

#### Fault Sharing Propagation

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_GPIO_PROPAGATE <sub>n</sub>	0xD2	Configuration that determines which faults are propagated to the GPIO pins.	R/W Word	Y	Reg		Y	0x6893

#### MFR\_GPIO\_PROPAGATE

The MFR\_GPIO\_PROPAGATE command enables the faults that can cause the  $\overline{\text{GPIO}}_n$  pin to assert low. The command is formatted as shown in Table 28. Faults can only be propagated to the  $\overline{\text{GPIO}}$  if they are programmed to respond to faults.

This command has two data bytes.

**Table 28. GPIO<sub>n</sub> Propagate Fault Configuration. The  $\overline{\text{GPIO}}_0$  and  $\overline{\text{GPIO}}_1$  pins are designed to provide electrical notification of selected events to the user. Some of these events are common to both output channels. Others are specific to an output channel. They can also be used to share faults between channels.**

BIT(S)	SYMBOL	OPERATION
B[15]	VOUT disabled while not decayed.	This is used in a PolyPhase configuration when bit 0 of the MFR_CHAN_CONFIG is a zero. If the channel is turned off, by toggling the RUN pin or commanding the part OFF, and then the RUN is reasserted or the part is commanded back on before the output has decayed, VOUT will not restart until the 12.5% decay is honored. The $\overline{\text{GPIO}}$ pin is asserted during this condition if bit 15 is asserted.
B[14]	Mfr_gpio_propagate_short_CMD_cycle	0: No action 1: Asserts low if commanded off then on before the output has sequenced off. Re-asserts high 120ms after sequence off.
b[13]	Mfr_gpio_propagate_ton_max_fault	0: No action if a TON_MAX_FAULT fault is asserted 1: Associated output will be asserted low if a TON_MAX_FAULT fault is asserted $\overline{\text{GPIO}}_0$ is associated with page 0 TON_MAX_FAULT faults $\overline{\text{GPIO}}_1$ is associated with page 1 TON_MAX_FAULT faults
b[12]	Mfr_gpio0_propagate_vout_uvuf, Mfr_gpio1_propagate_vout_uvuf	Unfiltered VOUT_UV_FAULT_LIMIT comparator output $\overline{\text{GPIO}}_0$ is associated with channel 0 $\overline{\text{GPIO}}_1$ is associated with channel 1
b[11]	Mfr_gpio0_propagate_int_ot, Mfr_gpio1_propagate_int_ot	0: No action if the MFR_OT_FAULT_LIMIT fault is asserted 1: Associated output will be asserted low if the MFR_OT_FAULT_LIMIT fault is asserted
b[10]	Mfr_pwrzd1_en*	0: No action if channel 1 POWER_GOOD is not true 1: Associated output will be asserted low if channel 1 POWER_GOOD is not true If this bit is asserted, the GPIO_FAULT_RESPONSE must be ignore. If the GPIO_FAULT_RESPONSE is not set to ignore, the part will latch off and never be able to start.
b[9]	Mfr_pwrzd0_en*	0: No action if channel 0 POWER_GOOD is not true 1: Associated output will be asserted low if channel 0 POWER_GOOD is not true If this bit is asserted, the GPIO_FAULT_RESPONSE must be ignore. If the GPIO_FAULT_RESPONSE is not set to ignore, the part will latch off and never be able to start.
b[8]	Mfr_gpio0_propagate_ut, Mfr_gpio1_propagate_ut	0: No action if the UT_FAULT_LIMIT fault is asserted 1: Associated output will be asserted low if the UT_FAULT_LIMIT fault is asserted $\overline{\text{GPIO}}_0$ is associated with page 0 UT faults $\overline{\text{GPIO}}_1$ is associated with page 1 UT faults

## APPENDIX C: PMBUS COMMAND DETAILS

**Table 28. GPIO<sub>n</sub> Propagate Fault Configuration.** The  $\overline{\text{GPIO}}_0$  and  $\overline{\text{GPIO}}_1$  pins are designed to provide electrical notification of selected events to the user. Some of these events are common to both output channels. Others are specific to an output channel. They can also be used to share faults between channels.

BIT(S)	SYMBOL	OPERATION
b[7]	Mfr_gpio0_propagate_ot, Mfr_gpio1_propagate_ot	0: No action if the OT_FAULT_LIMIT fault is asserted 1: Associated output will be asserted low if the OT_FAULT_LIMIT fault is asserted $\overline{\text{GPIO}}_0$ is associated with page 0 OT faults $\overline{\text{GPIO}}_1$ is associated with page 1 OT faults
b[6]	Reserved	
b[5]	Reserved	
b[4]	Mfr_gpio0_propagate_input_ov, Mfr_gpio1_propagate_input_ov	0: No action if the VIN_OV_FAULT_LIMIT fault is asserted 1: Associated output will be asserted low if the VIN_OV_FAULT_LIMIT fault is asserted
b[3]	Reserved	
b[2]	Mfr_gpio0_propagate_iout_oc, Mfr_gpio1_propagate_iout_oc	0: No action if the IOUT_OC_FAULT_LIMIT fault is asserted 1: Associated output will be asserted low if the IOUT_OC_FAULT_LIMIT fault is asserted $\overline{\text{GPIO}}_0$ is associated with page 0 OC faults $\overline{\text{GPIO}}_1$ is associated with page 1 OC faults
b[1]	Mfr_gpio0_propagate_vout_uv, Mfr_gpio1_propagate_vout_uv	0: No action if the VOUT_UV_FAULT_LIMIT fault is asserted 1: Associated output will be asserted low if the VOUT_UV_FAULT_LIMIT fault is asserted $\overline{\text{GPIO}}_0$ is associated with page 0 UV faults $\overline{\text{GPIO}}_1$ is associated with page 1 UV faults
b[0]	Mfr_gpio0_propagate_vout_ov, Mfr_gpio1_propagate_vout_ov	0: No action if the VOUT_OV_FAULT_LIMIT fault is asserted 1: Associated output will be asserted low if the VOUT_OV_FAULT_LIMIT fault is asserted $\overline{\text{GPIO}}_0$ is associated with page 0 OV faults $\overline{\text{GPIO}}_1$ is associated with page 1 OV faults

\*The PWRGD status is designed as an indicator and not to be used for power supply sequencing.

### Fault Sharing Response

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_GPIO_RESPONSE	0xD5	Action to be taken by the device when the $\overline{\text{GPIO}}$ pin is asserted low.	R/W Byte	Y	Reg		Y	0xC0

### MFR\_GPIO\_RESPONSE

This command determines the controller's response to the  $\overline{\text{GPIO}}_n$  pin being pulled low by an external source.

VALUE	MEANING
0xC0	GPIO_INHIBIT The LTM4677 will three-state the output in response to the $\overline{\text{GPIO}}$ pin pulled low.
0x00	GPIO_IGNORE The LTM4677 continues operation without interruption.

The device also:

- Sets the NONE\_OF\_THE\_ABOVE bit in the STATUS\_BYTE
- Sets the MFR bit in the STATUS\_WORD
- Sets the GPIOB bit in the STATUS\_MFR\_SPECIFIC command, and
- Notifies the host by asserting  $\overline{\text{ALERT}}$  pin, unless masked. The  $\overline{\text{ALERT}}$  pin pulled low can be disabled by setting bit[1] of MFR\_CHAN\_CFG.

This command has one data byte.

## APPENDIX C: PMBUS COMMAND DETAILS

### SCRATCHPAD

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
USER_DATA_00	0xB0	OEM reserved. Typically used for part serialization.	R/W Word	N	Reg		Y	NA
USER_DATA_01	0xB1	Manufacturer reserved for LTpowerPlay.	R/W Word	Y	Reg		Y	NA
USER_DATA_02	0xB2	OEM reserved. Typically used for part serialization.	R/W Word	N	Reg		Y	NA
USER_DATA_03	0xB3	A NVM word available for the user.	R/W Word	Y	Reg		Y	0x0000
USER_DATA_04	0xB4	A NVM word available for the user.	R/W Word	N	Reg		Y	0x0000

### **USER\_DATA\_00 through USER\_DATA\_04**

These commands are non-volatile memory locations for customer storage. The customer has the option to write any value to the USER\_DATA\_nn at any time. However, the LTpowerPlay software and contract manufacturers use some of these commands for inventory control. Modifying the reserved USER\_DATA\_nn commands may lead to undesirable inventory control and incompatibility with these products.

These commands have 2 data bytes and are in register format.

### IDENTIFICATION

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
PMBUS_REVISION	0x98	PMBus revision supported by this device. Current revision is 1.2.	R Byte	N	Reg			0x22
CAPABILITY	0x19	Summary of PMBus optional communication protocols supported by this device.	R Byte	N	Reg			0xB0
MFR_ID	0x99	The manufacturer ID of the LTM4677 in ASCII.	R String	N	ASC			LTC
MFR_MODEL	0x9A	Manufacturer part number in ASCII.	R String	N	ASC			LTM4677*
MFR_SERIAL	0x9E	Serial number of this specific unit in ASCII.	R Block	N	CF			NA
MFR_SPECIAL_ID	0xE7	Manufacturer code representing the LTM4677.	R Word	N	Reg			0x47BX

\* The MFR\_MODEL value is "LTM4677 ". The value consists of 8 ASCII characters and the last character is a blank space punctuation character (" "), i.e., ASCII code 0x20 or 32d.

---

## APPENDIX C: PMBUS COMMAND DETAILS

### ***PMBus\_REVISION***

The PMBUS\_REVISION command indicates the revision of the PMBus to which the device is compliant. The LTM4677 is PMBus Version 1.2 compliant in both Part I and Part II.

This read-only command has one data byte.

### ***CAPABILITY***

This command provides a way for a host system to determine some key capabilities of a PMBus device.

The LTM4677 supports packet error checking, 400kHz bus speeds, and  $\overline{\text{ALERT}}$  pin.

This read-only command has one data byte.

### ***MFR\_ID***

The MFR\_ID command indicates the manufacturer ID of the LTM4677 using ASCII characters.

This read-only command is in block format.

### ***MFR\_MODEL***

The MFR\_MODEL command indicates the manufacturer's part number of the LTM4677 using ASCII characters. The MFR\_MODEL value is "LTM4677 ". The value consists of 8 ASCII characters and the last character is a blank space punctuation character (" "), i.e., ASCII code 0x20 or 32d.

This read-only command is in block format.

### ***MFR\_SERIAL***

The MFR\_SERIAL command contains up to 9 bytes of custom formatted data used to uniquely identify the LTM4677 configuration.

This read-only command is in block format.

### ***MFR\_SPECIAL\_ID***

The 16-bit word representing the part name. The 0x47E prefix denotes the part is an LTM4677, X is adjustable by the manufacturer.

This read-only command has 2 data bytes.

## APPENDIX C: PMBUS COMMAND DETAILS

### FAULT WARNING AND STATUS

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	FORMAT	UNITS	NVM	DEFAULT VALUE
CLEAR_FAULTS	0x03	Clear any fault bits that have been set.	Send Byte	N				NA
SMBALERT_MASK	0x1B	Mask $\overline{\text{ALERT}}$ Activity.	Block R/W	Y	Reg		Y	See CMD Details
MFR_CLEAR_PEAKE	0xE3	Clears all peaks values.	Send Byte	N				NA
STATUS_BYTE	0x78	One byte summary of the unit's fault condition.	R/W Byte	Y	Reg			NA
STATUS_WORD	0x79	Two byte summary of the unit's fault condition.	R/W Word	Y	Reg			NA
STATUS_VOUT	0x7A	Output voltage fault and warning status.	R/W Byte	Y	Reg			NA
STATUS_IOUT	0x7B	Output current fault and warning status.	R/W Byte	Y	Reg			NA
STATUS_INPUT	0x7C	Input supply ( $SV_{IN}$ ) fault and warning status.	R/W Byte	N	Reg			NA
STATUS_TEMPERATURE	0x7D	TSNS <sub>ra</sub> -sensed fault and warning status for READ_TEMPERATURE_1.	R/W Byte	Y	Reg			NA
STATUS_CML	0x7E	Communication and memory fault and warning status.	R/W Byte	N	Reg			NA
STATUS_MFR_SPECIFIC	0x80	Manufacturer specific fault and state information.	R/W Byte	Y	Reg			NA
MFR_PADS	0xE5	Digital status of the I/O pads.	R Word	N	Reg			NA
MFR_COMMON	0xEF	Manufacturer status bits that are common across multiple ADI ICs/modules.	R Byte	N	Reg			NA
MFR_INFO	0xB6	Manufacturing specific information	R Word	N	Reg			NA

#### **CLEAR\_FAULTS**

The CLEAR\_FAULTS command is used to clear any fault bits that have been set. This command clears all bits in all status commands simultaneously. At the same time, the device negates (clears, releases) its  $\overline{\text{ALERT}}$  pin signal output if the device is asserting the  $\overline{\text{ALERT}}$  pin signal. If the fault is still present when the bit is cleared, the fault bit will remain set and the host notified by asserting the  $\overline{\text{ALERT}}$  pin low. CLEAR\_FAULTS can take up to 10 $\mu$ s to process. If a fault occurs within that time frame it may be cleared before the status register is set.

This write-only command has no data bytes.

The CLEAR\_FAULTS does not cause a unit that has latched off for a fault condition to restart. Units that have shut down for a fault condition are restarted when:

- The output is commanded through the RUN pin, the OPERATION command, or the combined action of the RUN pin and OPERATION command, to turn off and then to turn back on, or
- MFR\_RESET or RESTORE\_USER\_ALL command is issued.
- Bias power is removed and reapplied to the integrated circuit

## APPENDIX C: PMBUS COMMAND DETAILS

### MFR\_CLEAR\_PEAKS

The MFR\_CLEAR\_PEAKS command clears the MFR\_\*\_PEAK data values. A MFR\_RESET or RESTORE\_USER\_ALL will initiate this command.

This write-only command has no data bytes.

### SMBALERT\_MASK

The SMBALERT\_MASK command can be used to prevent a particular status bit or bits from asserting  $\overline{\text{ALERT}}$  as they are asserted.

Figure 52 shows an example of the Write Word format used to set an  $\overline{\text{ALERT}}$  mask, in this case without PEC. The bits in the mask byte align with bits in the specified status register. For example, if the STATUS\_TEMPERATURE command code is sent in the first data byte, and the mask byte contains 0x40, then a subsequent External Overtemperature Warning would still set bit 6 of STATUS\_TEMPERATURE but not assert  $\overline{\text{ALERT}}$ . All other supported STATUS\_TEMPERATURE bits would continue to assert  $\overline{\text{ALERT}}$  if set.

Figure 53 shows an example of the Block Write – Block Read Process Call protocol used to read back the present state of any supported status register, again without PEC.

SMBALERT\_MASK cannot be applied to STATUS\_BYTE, STATUS\_WORD, MFR\_COMMON or MFR\_PADS. Factory default masking for applicable status registers is shown below. Providing an unsupported command code to SMBALERT\_MASK will generate a CML for Invalid/Unsupported Data.

#### SMBALERT\_MASK Default Setting: (Refer Also to Summary of the Status Registers, Figure 54)

STATUS REGISTER	ALERT Mask Value	MASKED BITS
STATUS_VOUT <sub>n</sub>	0x00	None
STATUS_IOUT <sub>n</sub>	0x00	None
STATUS_TEMPERATURE <sub>n</sub>	0x00	None
STATUS_CML	0x00	None
STATUS_INPUT	0x00	None
STATUS_MFR_SPECIFIC <sub>n</sub>	0x11	Bit 4 (internal PLL unlocked), bit 0 ( $\overline{\text{GPIO}}_n$ pulled low by external device)




Figure 52. Example of Setting SMBALERT\_MASK




Figure 53. Example of Reading SMBALERT\_MASK

## APPENDIX C: PMBUS COMMAND DETAILS

### STATUS\_BYTE

The STATUS\_BYTE command returns a one-byte summary of the most critical faults.

#### STATUS\_BYTE Message Contents:

BIT	STATUS BIT NAME	MEANING
7	BUSY	A fault was declared because the LTM4677 was unable to respond.
6	OFF	This bit is set if the channel is not providing power to its output, regardless of the reason, including simply not being enabled.
5	VOUT_OV	An output overvoltage fault has occurred.
4	IOUT_OC	An output overcurrent fault has occurred.
3	VIN_UV	Not supported (LTM4677 returns 0).
2	TEMPERATURE	A temperature fault or warning has occurred.
1	CML	A communications, memory or logic fault has occurred.
0	NONE OF THE ABOVE	A fault Not listed in bits[7:1] has occurred.

This command has one data byte

Any supported fault bit in this command will initiate an  $\overline{\text{ALERT}}$  event.

### STATUS\_WORD

The STATUS\_WORD command returns a two-byte summary of the channel's fault condition. The low byte of the STATUS\_WORD is the same as the STATUS\_BYTE command.

#### STATUS\_WORD High Byte Message Contents:

BIT	STATUS BIT NAME	MEANING
15	V <sub>OUT</sub>	An output voltage fault or warning has occurred.
14	I <sub>OUT</sub>	An output current fault or warning has occurred.
13	INPUT	An SV <sub>IN</sub> input voltage fault or warning has occurred.
12	MFR_SPECIFIC	A fault or warning specific to the LTM4677 has occurred.
11	POWER_GOOD#	The POWER_GOOD state is false if this bit is set.
10	FANS	Not supported (LTM4677 returns 0).
9	OTHER	Not supported (LTM4677 returns 0).
8	UNKNOWN	Not supported (LTM4677 returns 0).

Any supported fault bit in this command will initiate an  $\overline{\text{ALERT}}$  event.

This command has two data bytes.



## APPENDIX C: PMBUS COMMAND DETAILS

### STATUS\_VOUT

The STATUS\_VOUT command returns one byte of  $V_{OUT}$  status information.

#### STATUS\_VOUT Message Contents:

BIT	MEANING
7	$V_{OUT}$ overvoltage fault.
6	$V_{OUT}$ overvoltage warning.
5	$V_{OUT}$ undervoltage warning.
4	$V_{OUT}$ undervoltage fault.
3	VOUT_MAX warning.
2	TON_MAX fault.
1	TOFF_MAX warning.
0	Not supported by the LTM4677 (returns 0).

ALERT can be asserted if any of bits[7:1] are set. These may be cleared by writing a 1 to their bit position in STATUS\_VOUT, in lieu of a CLEAR\_FAULTS command.

This command has one data byte.

### STATUS\_IOUT

The STATUS\_IOUT command returns one byte of  $I_{OUT}$  status information.

#### STATUS\_IOUT Message Contents:

BIT	MEANING
7	$I_{OUT}$ overcurrent fault.
6	Not supported (LTM4677 returns 0).
5	$I_{OUT}$ overcurrent warning.
4:0	Not supported (LTM4677 returns 0).

ALERT can be asserted if any supported bits are set. Any supported bit may be cleared by writing a 1 to that bit position in STATUS\_IOUT, in lieu of a CLEAR\_FAULTS command.

This command has one data byte.

### STATUS\_INPUT

The STATUS\_INPUT command returns one byte of  $V_{IN}$  ( $SV_{IN}$ ) status information.

#### STATUS\_INPUT Message Contents:

BIT	MEANING
7	$SV_{IN}$ overvoltage fault.
6	Not supported (LTM4677 returns 0).
5	$SV_{IN}$ undervoltage warning.
4	Not supported (LTM4677 returns 0).
3	Unit off for insufficient $SV_{IN}$ voltage.
2	Not supported (LTM4677 returns 0).
1	Input over current warning.
0	Not supported (LTM4677 returns 0)

ALERT can be asserted if bit 7 is set. Bit 7 may be cleared by writing it to a 1, in lieu of a CLEAR\_FAULTS command.

This command has one data byte.

## APPENDIX C: PMBUS COMMAND DETAILS

### STATUS\_TEMPERATURE

The STATUS\_TEMPERATURE command returns one byte of sensed power stage temperature status information.

#### STATUS\_TEMPERATURE Message Contents:

BIT	MEANING
7	External overtemperature fault.
6	External overtemperature warning.
5	Not supported (LTM4677 returns 0).
4	External undertemperature fault.
3:0	Not supported (LTM4677 returns 0).

ALERT can be asserted if any supported bits are set. Any supported bit may be cleared by writing a 1 to that bit position in STATUS\_TEMPERATURE, in lieu of a CLEAR\_FAULTS command.

This command has one data byte.

### STATUS\_CML

The STATUS\_CML command returns one byte of status information on received commands, internal memory and logic.

#### STATUS\_CML Message Contents:

BIT	MEANING
7	Invalid or unsupported command received.
6	Invalid or unsupported data received.
5	Packet error check failed.
4	Memory fault detected.
3	Processor fault detected.
2	Reserved (LTM4677 returns 0).
1	Other communication fault.
0	Other memory or logic fault.

ALERT can be asserted if any supported bits are set. Any supported bit may be cleared by writing a 1 to that bit position in STATUS\_CML, in lieu of a CLEAR\_FAULTS command.

This command has one data byte.

### STATUS\_MFR\_SPECIFIC

The STATUS\_MFR\_SPECIFIC commands returns one byte with the manufacturer specific status information.

Each channel has a copy of the same information. Only bit 0 is page specific.

The format for this byte is:

BIT	MEANING
7	Internal Temperature Fault Limit Exceeded.
6	Internal Temperature Warn Limit Exceeded.
5	NVM CRC Fault.
4	PLL is Unlocked
3	Fault Log Present
2	V <sub>DD33</sub> UV or OV Fault
0	GPIO Pin Asserted Low by External Device (paged)

## APPENDIX C: PMBUS COMMAND DETAILS

If any of these bits are set, the MFR bit in the STATUS\_WORD will be set.

The user is permitted to write a 1 to any bit in this command to clear a specific fault. This permits the user to clear status by means other than using the CLEAR\_FAULTS command. Exception: The fault log present bit can only be cleared by issuing the MFR\_FAULT\_LOG\_CLEAR command.

Any supported fault bit in this command will initiate an  $\overline{\text{ALERT}}$  event.

This command has one data byte.

### MFR\_PADS

This command provides the user a means of directly reading the digital status of the I/O pins of the device. The bit assignments of this command are as follows:

BIT	ASSIGNED DIGITAL PIN
15	V <sub>DD33</sub> OV Fault
14	V <sub>DD33</sub> UV Fault
13	Reserved
12	Reserved
11	ADC Values Invalid, Occurs During Start-Up
10	SYNC Output Disabled Due to External Clock
9	PowerGood1
8	PowerGood0
7	Device Driving RUN <sub>1</sub> Low
6	Device Driving RUN <sub>0</sub> Low
5	RUN <sub>1</sub>
4	RUN <sub>0</sub>
3	Device Driving $\overline{\text{GPIO1}}$ Low
2	Device Driving $\overline{\text{GPIO0}}$ Low
1	$\overline{\text{GPIO1}}$
0	$\overline{\text{GPIO0}}$

A 1 indicates the condition is true.

This read-only command has two data bytes.

### MFR\_COMMON

The MFR\_COMMON command contains bits that are common to all ADI digital power and telemetry products.

BIT	MEANING
7	MODULE NOT DRIVING $\overline{\text{ALERT}}$ LOW
6	MODULE NOT BUSY
5	CALCULATIONS NOT PENDING
4	OUTPUT NOT IN TRANSITION
3	NVM Initialized
2	Reserved
1	SHARE_CLK Timeout
0	WP Pin Status

This read-only command has one data byte.

## APPENDIX C: PMBUS COMMAND DETAILS

### MFR\_INFO

The MFR\_INFO command contains additional status bits that are LTM4677-specific and may be common to multiple ADI PSM products.

#### MFR\_INFO Data Contents:


BIT	MEANING
15:6	Reserved.
5	EEPROM ECC status. 0: Corrections have been made in the EEPROM user space. 1: No corrections have been made in the EEPROM user space.
4:0	Reserved

EEPROM ECC status is updated after each RESTORE\_USER\_ALL or RESET command, a power-on reset or an EEPROM bulk read operation. This read-only command has two data bytes.

### TELEMETRY

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	FORMAT	UNITS	NVM	DEFAULT VALUE
READ_VIN	0x88	Measured input supply ( $SV_{IN}$ ) voltage.	R Word	N	L11	V		NA
READ_VOUT	0x8B	Measured output voltage.	R Word	Y	L16	V		NA
READ_IIN	0x89	Calculated input supply current.	R Word	N	L11	A		NA
MFR_READ_IIN	0xED	Calculated input current per channel.	R Word	Y	L11	A		NA
READ_IOUT	0x8C	Measured output current.	R Word	Y	L11	A		NA
READ_TEMPERATURE_1	0x8D	Power stage temperature sensor. This is the value used for all temperature related processing, including IOUT_CAL_GAIN.	R Word	Y	L11	C		NA
READ_TEMPERATURE_2	0x8E	Control IC die temperature. Does not affect any other registers.	R Word	N	L11	C		NA
READ_DUTY_CYCLE	0x94	Duty cycle of the top gate control signal.	R Word	Y	L11	%		NA
READ_POUT	0x96	Calculated output power.	R Word	Y	L11	W		NA
MFR_VOUT_PEAK	0xDD	Maximum measured value of READ_VOUT since last MFR_CLEAR_PEAKS.	R Word	Y	L16	V		NA
MFR_VIN_PEAK	0xDE	Maximum measured value of READ_VIN since last MFR_CLEAR_PEAKS.	R Word	N	L11	V		NA
MFR_TEMPERATURE_1_PEAK	0xDF	Maximum measured value of power stage temperature (READ_TEMPERATURE_1) since last MFR_CLEAR_PEAKS.	R Word	Y	L11	C		NA
MFR_TEMPERATURE_2_PEAK	0xF4	Maximum measured value of control IC die temperature (READ_TEMPERATURE_2) since last MFR_CLEAR_PEAKS.	R Word	N	L11	C		NA
MFR_IOUT_PEAK	0xD7	Report the maximum measured value of READ_IOUT since last MFR_CLEAR_PEAKS.	R Word	Y	L11	A		NA
MFR_ADC_CONTROL	0xD8	ADC telemetry parameter selected for repeated fast ADC read back.	R/W Byte	N	Reg			0x00
MFR_ADC_TELEMETRY_STATUS	0xDA	ADC telemetry status indicating which parameter is most recently converted when the short round robin ADC loop is enabled	R/W Byte	N	Reg			NA

# APPENDIX C: PMBUS COMMAND DETAILS



4677 F54

DESCRIPTION	MASKABLE	GENERATES ALERT	BIT CLEARABLE
General Fault or Warning Event	Yes	Yes	Yes
Dynamic	No	No	No
Status Derived from Other Bits	No	Not Directly	No

Figure 54. Summary of the Status Registers

## APPENDIX C: PMBUS COMMAND DETAILS

### ***READ\_VIN***

The READ\_VIN command returns the measured  $SV_{IN}$  input voltage, in volts.

This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

### ***READ\_VOUT***

The READ\_VOUT command returns the measured output voltage in the same format as set by the VOUT\_MODE command.

This read-only command has two data bytes and is formatted in Linear\_16u format.

### ***READ\_IIN***

The READ\_IIN command returns the input current in Amperes. Note: Input current is calculated from READ\_IOUT current and the READ\_DUTY\_CYCLE value from both outputs plus the MFR\_IIN\_OFFSET. For accurate values at low currents the part must be in continuous conduction mode. The greatest source of error if DCR sensing is used, is the accuracy of the inductor parasitic DC resistance (DCR) at room temperature IOUT\_CAL\_GAIN.

$$\text{READ\_IIN} = \text{MFR\_READ\_IIN\_PAGE0} + \text{MFR\_READ\_IIN\_PAGE1}$$

This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

### ***MFR\_READ\_IIN***

The MFR\_READ\_IIN command is a paged reading of the input current that applies the paged MFR\_IIN\_OFFSET parameter. This calculation is similar to READ\_IIN except the paged values are used.

$$\text{MFR\_READ\_IIN} = \text{MFR\_IIN\_OFFSET} + (\text{IOUT} \cdot \text{DUTY\_CYCLE})$$

This command has 2 data bytes and is formatted in Linear\_5s\_11s format.

### ***READ\_IOUT***

The READ\_IOUT command returns the average output current in amperes. The IOUT value is a function of:

- a) the differential voltage derived from the power inductor,  $\Delta I_{SNSn}$
- b) the IOUT\_CAL\_GAIN value
- c) the MFR\_IOUT\_CAL\_GAIN\_TC value, and
- d) READ\_TEMPERATURE\_1 value
- e) The MFR\_TEMP\_1\_GAIN and the MFR\_TEMP\_1\_OFFSET

This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

### ***READ\_TEMPERATURE\_1***

The READ\_TEMPERATURE\_1 command returns the temperature, in degrees Celsius, of the external sense element.

This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

---

## APPENDIX C: PMBUS COMMAND DETAILS

### ***READ\_TEMPERATURE\_2***

The READ\_TEMPERATURE\_2 command returns the temperature, in degrees Celsius, of the internal sense element. This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

### ***READ\_DUTY\_CYCLE***

The READ\_DUTY\_CYCLE command returns the duty cycle of controller, in percent. This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

### ***READ\_POUT***

The READ\_POUT command is a paged reading of the DC/DC converter output power in Watts. The POUT is calculated based on the most recent correlated output voltage and current readings. This command has 2 data bytes and is formatted in Linear\_5s\_11s format.

### ***MFR\_VOUT\_PEAK***

The MFR\_VOUT\_PEAK command reports the highest voltage, in volts, reported by the READ\_VOUT measurement. This command is cleared using the MFR\_CLEAR\_PEAKE command. This read-only command has two data bytes and is formatted in Linear\_16u format.

### ***MFR\_VIN\_PEAK***

The MFR\_VIN\_PEAK command reports the highest voltage, in volts, reported by the READ\_VIN measurement. This command is cleared using the MFR\_CLEAR\_PEAKE command. This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

### ***MFR\_TEMPERATURE\_1\_PEAK***

The MFR\_TEMPERATURE\_1\_PEAK command reports the highest temperature, in degrees Celsius, reported by the READ\_TEMPERATURE\_1 measurement. This command is cleared using the MFR\_CLEAR\_PEAKE command. This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

### ***MFR\_TEMPERATURE\_2\_PEAK***

The MFR\_TEMPERATURE\_2\_PEAK command reports the highest temperature, in degrees Celsius, reported by the READ\_TEMPERATURE\_2 measurement. This command is cleared using the MFR\_CLEAR\_PEAKE command. This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

## APPENDIX C: PMBUS COMMAND DETAILS

### ***MFR\_IOUT\_PEAK***

The MFR\_IOUT\_PEAK command reports the highest current, in amperes, reported by the READ\_IOUT measurement.

This command is cleared using the MFR\_CLEAR\_PEAKS command.

This read-only command has two data bytes and is formatted in Linear\_5s\_11s format.

### ***MFR\_ADC\_CONTROL***

The MFR\_ADC\_CONTROL command determines the ADC read back selection. A default value of 0 in the command runs the standard telemetry loop with all parameters updated in a round robin fashion with a typical latency of 90ms. The user can command a non-zero value to monitor a single parameter with an approximate update rate of 8ms. This command has a latency of up to two ADC conversions or approximately 16ms (power stage temperature conversions may have a latency of up to three ADC conversion or approximately 24ms). Selecting a value of 0x0D will enable a short round robin loop. This commanded value runs a short telemetry loop only selecting VOUT0, IOUT0, VOUT1 and IOUT1 in a round robin manner. The round robin typical latency is 27ms. It is recommended the part remain in standard telemetry mode except for special cases where fast ADC updates of a single parameter is required. The part should be commanded to monitor the desired parameter for a limited period of time (say, less than a second) then set the command back to standard round robin mode. If this command is set to any value except standard round robin telemetry (0) all warnings and faults associated with telemetry other than the selected parameter are effectively disabled and voltage servoing is disabled. When round robin is reasserted, all warnings and faults and servo mode are re-enabled.

COMMANDED VALUE	TELEMETRY SELECTED
0x00	Standard ADC Round Robin Telemetry
0x01	SV <sub>IN</sub>
0x02	Reserved
0x03	Reserved
0x04	Internal IC Temperature
0x05	Channel 0 VOUT
0x06	Channel 0 IOUT
0x07	Reserved
0x08	Channel 0 Power Stage-Sensed Temperature
0x09	Channel 1 VOUT
0x0A	Channel 1 IOUT
0x0B	Reserved
0x0C	Channel 1 Power Stage or TSNS <sub>1a</sub> -Sensed Temperature
0x0D	ADC Short Round Robin
0x0E-0xFF	Reserved

If a reserved command value is entered, the part will default to Internal IC Temperature and issue a CML[6] fault. CML[6] faults will continue to be issued by the LTM4677 until a valid command value is entered.

This read/write command has 1 data byte and is formatted in register format.



## APPENDIX C: PMBUS COMMAND DETAILS

### ***MFR\_ADC\_TELEMETRY\_STATUS***

The MFR\_ADC\_TELEMETRY\_STATUS command provides the user the means to determine the most recent ADC conversion when the MFR\_ADC\_CONTROL short round robin loop is enabled using command 0xD8 value 0x0D. The bit assignments of this command are as follows:

BIT	TELEMETRY DATA AVAILABLE
7	Reserved returns 0
6	Reserved returns 0
5	Reserved returns 0
4	Reserved returns 0
3	Channel 1 IOUT readback (I <sub>OUT1</sub> )
2	Channel 1 VOUT readback (V <sub>OUT1</sub> )
1	Channel 0 IOUT readback (I <sub>OUT0</sub> )
0	Channel 0 VOUT readback (V <sub>OUT0</sub> )

Write to MFR\_ADC\_TELEMETRY\_STATUS with data bits set to 1 clear the respective bits.

This read/write command has 1 data byte and is formatted in register format.

### **NVM (EEPROM) MEMORY COMMANDS**

#### **Store/Restore**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	FORMAT	UNITS	NVM	DEFAULT VALUE
STORE_USER_ALL	0x15	Store user operating memory to EEPROM.	Send Byte	N				NA
RESTORE_USER_ALL	0x16	Restore user operating memory from EEPROM. Identical to MFR_RESET.	Send Byte	N				NA
MFR_COMPARE_USER_ALL	0xF0	Compares current command contents with NVM.	Send Byte	N				NA

#### ***STORE\_USER\_ALL***

The STORE\_USER\_ALL command instructs the PMBus device to copy the non-volatile user contents of the Operating Memory to the matching locations in the non-volatile User NVM memory (EEPROM).

The 10 year data retention can only be guaranteed when STORE\_USER\_ALL is executed at  $0^{\circ}\text{C} \leq T_j \leq 85^{\circ}\text{C}$ . Executing this command at junction temperatures above  $85^{\circ}\text{C}$  or below  $0^{\circ}\text{C}$  is not recommended because data retention cannot be guaranteed for that condition. If the die temperature exceeds  $130^{\circ}\text{C}$ , the STORE\_USER\_ALL command is disabled. The command is re-enabled when the IC temperature drops below  $125^{\circ}\text{C}$ .

Communication with the LTM4677 and programming of the EEPROM can be initiated when VDD33 is available and SV<sub>IN</sub> is not applied. To enable the part in this state, using global address 0x5B write 0x2B followed by 0xC4. The part can now be communicated with, and the project file updated. To write the updated project file to the EEPROM issue a STORE\_USER\_ALL command. When SV<sub>IN</sub> is applied, a MFR\_RESET or RESTORE\_USER\_ALL must be issued to allow the PWM to be enabled and valid ADCs to be read.

This write-only command has no data bytes.

## APPENDIX C: PMBUS COMMAND DETAILS

### ***RESTORE\_USER\_ALL***

The RESTORE\_USER\_ALL command provides an alternate means by which the user can perform a MFR\_RESET of the LTM4677.

This write-only command has no data bytes.

### ***MFR\_COMPARE\_USER\_ALL***

The MFR\_COMPARE\_USER\_ALL command instructs the PMBus device to compare current command contents with what is stored in non-volatile memory. If the compare operation detects differences, a CML bit 0 fault will be generated.

MFR\_COMPARE\_USER\_ALL commands are disabled if the die exceeds 130°C and are not re-enabled until the die temperature drops below 125°C.

This write-only command has no data bytes.

### ***Fault Log Operation***

A conceptual diagram of the fault log is shown in Figure 55. The fault log provides telemetry recording capability to the LTM4677. During normal operation the contents of the status registers, the output voltage readings, temperature readings as well as peak values of these quantities are stored in a continuously updated buffer in RAM. The operation is similar to a strip chart recorder. When a fault occurs, the contents are written into EEPROM for nonvolatile storage. The EEPROM fault log is then locked. The part can be powered down with the fault log available for reading at a later time. As a consequence of adding ECC, the area in the EEPROM available for fault log is reduced. When reading the fault log from RAM all 6 events of cyclical data remain. However, when the fault log is read from EEPROM (after a reset), the last 2 events are lost. The read length of 147 bytes remains the same, but the fifth and sixth events are a repeat of the fourth event.




Figure 55. Fault Log Conceptual Diagram

## APPENDIX C: PMBUS COMMAND DETAILS

### Fault Logging

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_FAULT_LOG	0xEE	Fault log data bytes. This sequentially retrieved data is used to assemble a complete fault log.	R Block	N	CF		Y	NA
MFR_FAULT_LOG_STORE	0xEA	Command a transfer of the fault log from RAM to EEPROM.	Send Byte	N				NA
MFR_FAULT_LOG_CLEAR	0xEC	Initialize the EEPROM block reserved for fault logging.	Send Byte	N				NA

#### ***MFR\_FAULT\_LOG***

The MFR\_FAULT\_LOG command allows the user to read the contents of the FAULT\_LOG after the first fault occurrence since the last MFR\_FAULT\_LOG\_CLEAR command was last written. The contents of this command are stored in non-volatile memory, and are cleared by the MFR\_FAULT\_LOG\_CLEAR command. The length and content of this command are listed in Table 29. If the user accesses the MFR\_FAULT\_LOG command and no fault log is present, the command will return a data length of 0. If a fault log is present, the MFR\_FAULT\_LOG will always return a block of data 147 bytes long. If a fault occurs within the first second of applying power, some of the earlier pages in the fault log may not contain valid data.

NOTE: The approximate transfer time for this command is 3.4ms using a 400kHz clock.

This read-only command is in block format.

#### ***MFR\_FAULT\_LOG\_STORE***

The MFR\_FAULT\_LOG\_STORE command forces the fault log operation to be written to EEPROM just as if a fault event occurred. This command will generate a MFR\_SPECIFIC fault if the “Enable Fault Logging” bit is set in the MFR\_CONFIG\_ALL command.

If the die temperature exceeds 130°C, the MFR\_FAULT\_LOG\_STORE command is disabled until the IC temperature drops below 125°C.

Up-Time Counter is in the Fault Log header. The counter is the time since the last module reset (MFR\_RESET, RESTORE\_USER\_ALL, or SV<sub>IN</sub> - power cycle) in 200µs increments. This is a 48-bit binary counter.

This write-only command has no data bytes.

## APPENDIX C: PMBUS COMMAND DETAILS

**Table 29. Fault Logging.** This table outlines the format of the block data from a read block data of the MFR\_FAULT\_LOG command.

Data Format Definitions				LIN 11 = PMBus = Rev 1.2, Part 2, section 7.1
				LIN 16 = PMBus Rev 1.2, Part 2, section 8. Mantissa portion only
				BYTE = 8 bits interpreted per definition of this command
DATA	BITS	DATA FORMAT	BYTE NUM	BLOCK READ COMMAND
Block Length		BYTE	147	The MFR_FAULT_LOG command is a fixed length of 147 bytes The block length will be zero if a data log event has not been captured
HEADER INFORMATION				
Fault Log Preface	[7:0]	ASC	0	Returns LTxx beginning at byte 0 if a partial or complete fault log exists. Word xx is a factory identifier that may vary part to part.
	[7:0]		1	
	[15:8]	Reg	2	
	[7:0]		3	
Fault Source	[7:0]	Reg	4	Refer to Table 30.
MFR_REAL_TIME	[7:0]	Reg	5	48 bit share-clock counter value when fault occurred (200µs resolution).
	[15:8]		6	
	[23:16]		7	
	[31:24]		8	
	[39:32]		9	
	[47:40]		10	
MFR_VOUT_PEAK (PAGE 0)	[15:8]	L16	11	Peak READ_VOUT on Channel 0 since last power-on or CLEAR_PEAKS command.
	[7:0]		12	
MFR_VOUT_PEAK (PAGE 1)	[15:8]	L16	13	Peak READ_VOUT on Channel 1 since last power-on or CLEAR_PEAKS command.
	[7:0]		14	
MFR_IOUT_PEAK (PAGE 0)	[15:8]	L11	15	Peak READ_IOUT on Channel 0 since last power-on or CLEAR_PEAKS command.
	[7:0]		16	
MFR_IOUT_PEAK (PAGE 1)	[15:8]	L11	17	Peak READ_IOUT on Channel 1 since last power-on or CLEAR_PEAKS command.
	[7:0]		18	
MFR_VIN_PEAK	[15:8]	L11	19	Peak READ_VIN since last power-on or CLEAR_PEAKS command.
	[7:0]		20	
READ_TEMPERATURE1 (PAGE 0)	[15:8]	L11	21	Channel 0 power stage during last event.
	[7:0]		22	
READ_TEMPERATURE1 (PAGE 1)	[15:8]	L11	23	Channel 1 power stage or TSNS <sub>1a</sub> -sensed temperature 1 during last event.
	[7:0]		24	
READ_TEMPERATURE2	[15:8]	L11	25	Internal temperature sensor during last event.
	[7:0]		26	

## APPENDIX C: PMBUS COMMAND DETAILS

**Table 29. Fault Logging.** This table outlines the format of the block data from a read block data of the MFR\_FAULT\_LOG command.

<b>CYCLICAL DATA</b>				
<b>EVENT n</b> (Data at Which Fault Occurred; Most Recent Data)				Event “n” represents one complete cycle of ADC reads through the MUX at time of fault. Example: If the fault occurs when the ADC is processing step 15, it will continue to take readings through step 25 and then store the header and all 6 event pages to EEPROM
READ_VOUT (PAGE 0)	[15:8]	LIN 16	27	
	[7:0]	LIN 16	28	
READ_VOUT (PAGE 1)	[15:8]	LIN 16	29	
	[7:0]	LIN 16	30	
READ_IOUT (PAGE 0)	[15:8]	LIN 11	31	
	[7:0]	LIN 11	32	
READ_IOUT (PAGE 1)	[15:8]	LIN 11	33	
	[7:0]	LIN 11	34	
READ_VIN	[15:8]	LIN 11	35	
	[7:0]	LIN 11	36	
READ_IIN	[15:8]	LIN 11	37	
	[7:0]	LIN 11	38	
STATUS_VOUT (PAGE 0)		BYTE	39	
STATUS_VOUT (PAGE 1)		BYTE	40	
STATUS_WORD (PAGE 0)	[15:8]	WORD	41	
	[7:0]	WORD	42	
STATUS_WORD (PAGE 1)	[15:8]	WORD	43	
	[7:0]	WORD	44	
STATUS_MFR_SPECIFIC (PAGE 0)		BYTE	45	
STATUS_MFR_SPECIFIC (PAGE 1)		BYTE	46	
<b>EVENT n-1</b> (data measured before fault was detected)				
READ_VOUT (PAGE 0)	[15:8]	LIN 16	47	
	[7:0]	LIN 16	48	
READ_VOUT (PAGE 1)	[15:8]	LIN 16	49	
	[7:0]	LIN 16	50	
READ_IOUT (PAGE 0)	[15:8]	LIN 11	51	
	[7:0]	LIN 11	52	
READ_IOUT (PAGE 1)	[15:8]	LIN 11	53	
	[7:0]	LIN 11	54	
READ_VIN	[15:8]	LIN 11	55	
	[7:0]	LIN 11	56	
READ_IIN	[15:8]	LIN 11	57	
	[7:0]	LIN 11	58	
STATUS_VOUT (PAGE 0)		BYTE	59	
STATUS_VOUT (PAGE 1)		BYTE	60	
STATUS_WORD (PAGE 0)	[15:8]	WORD	61	
	[7:0]	WORD	62	

## APPENDIX C: PMBUS COMMAND DETAILS

**Table 29. Fault Logging.** This table outlines the format of the block data from a read block data of the MFR\_FAULT\_LOG command.

STATUS_WORD (PAGE 1)	[15:8]	WORD	63	
	[7:0]	WORD	64	
STATUS_MFR_SPECIFIC (PAGE 0)		BYTE	65	
STATUS_MFR_SPECIFIC (PAGE 1)		BYTE	66	
*				
*				
*				
<b>EVENT n-5</b>				
<b>(Oldest Recorded Data)</b>				
READ_VOUT (PAGE 0)	[15:8]	LIN 16	127	
	[7:0]	LIN 16	128	
READ_VOUT (PAGE 1)	[15:8]	LIN 16	129	
	[7:0]	LIN 16	130	
READ_IOUT (PAGE 0)	[15:8]	LIN 11	131	
	[7:0]	LIN 11	132	
READ_IOUT (PAGE 1)	[15:8]	LIN 11	133	
	[7:0]	LIN 11	134	
READ_VIN	[15:8]	LIN 11	135	
	[7:0]	LIN 11	136	
READ_IIN	[15:8]	LIN 11	137	
	[7:0]	LIN 11	138	
STATUS_VOUT (PAGE 0)		BYTE	139	
STATUS_VOUT (PAGE 1)		BYTE	140	
STATUS_WORD (PAGE 0)	[15:8]	WORD	141	
	[7:0]	WORD	142	
STATUS_WORD (PAGE 1)	[15:8]	WORD	143	
	[7:0]	WORD	144	
STATUS_MFR_SPECIFIC (PAGE 0)		BYTE	145	
STATUS_MFR_SPECIFIC (PAGE 1)		BYTE	146	

## APPENDIX C: PMBUS COMMAND DETAILS

**Table 30. Explanation of Position\_Fault Values**

POSITION_FAULT VALUE	SOURCE OF FAULT LOG
0xFF	MFR_FAULT_LOG_STORE
0x00	TON_MAX_FAULT Channel 0
0x01	VOUT_OV_FAULT Channel 0
0x02	VOUT_UV_FAULT Channel 0
0x03	IOUT_OC_FAULT Channel 0
0x05	OT_FAULT Channel 0
0x06	UT_FAULT Channel 0
0x07	VIN_OV_FAULT Channel 0
0x0A	MFR_OT_FAULT Channel 0
0x10	TON_MAX_FAULT Channel 1
0x11	VOUT_OV_FAULT Channel 1
0x12	VOUT_UV_FAULT Channel 1
0x13	IOUT_OC_FAULT Channel 1
0x15	OT_FAULT Channel 1
0x16	UT_FAULT Channel 1
0x17	VIN_OV_FAULT Channel 1
0x1A	MFR_OT_FAULT Channel 1

### ***MFR\_FAULT\_LOG\_CLEAR***

The MFR\_FAULT\_LOG\_CLEAR command will erase the fault log file stored values. It will also clear bit 3 in the STATUS\_MFR\_SPECIFIC command. After a clear is issued, the status can take up to 8ms to clear.

This write-only command is send bytes.

### **Block Memory Write/Read**

COMMAND NAME	CMD CODE	DESCRIPTION	TYPE	PAGED	DATA FORMAT	UNITS	NVM	DEFAULT VALUE
MFR_EE_UNLOCK	0xBD	Unlock user EEPROM for access by MFR_EE_ERASE and MFR_EE_DATA commands.	R/W Byte	N	Reg			NA
MFR_EE_ERASE	0xBE	Initialize user EEPROM for bulk programming by MFR_EE_DATA.	R/W Byte	N	Reg			NA
MFR_EE_DATA	0xBF	Data transferred to and from EEPROM using sequential PMBus word reads or writes. Supports bulk programming.	R/W Word	N	Reg			NA

All the (EEPROM) commands are disabled if the die temperature exceeds 130°C. (EEPROM) commands are re-enabled when the die temperature drops below 125°C.

### ***MFR\_EE\_xxxx***

MFR\_EE\_XXXX commands are used to facilitate bulk programming of the internal EEPROM. Contact the factory for more details.

## PACKAGE DESCRIPTION



PACKAGE ROW AND COLUMN LABELING MAY VARY  
AMONG  $\mu$ Module PRODUCTS. REVIEW EACH PACKAGE  
LAYOUT CAREFULLY.


Table 31. LTM4677 BGA Pinout

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
A1	V <sub>OUT0</sub>	B1	V <sub>OUT0</sub>	C1	V <sub>OUT0</sub>	D1	V <sub>OUT0</sub>	E1	I <sub>SNS0b</sub> <sup>-</sup>	F1	I <sub>SNS0b</sub> <sup>+</sup>
A2	V <sub>OUT0</sub>	B2	V <sub>OUT0</sub>	C2	V <sub>OUT0</sub>	D2	V <sub>OUT0</sub>	E2	I <sub>SNS0a</sub> <sup>-</sup>	F2	I <sub>SNS0a</sub> <sup>+</sup>
A3	V <sub>OUT0</sub>	B3	V <sub>OUT0</sub>	C3	V <sub>OUT0</sub>	D3	V <sub>OUT0</sub>	E3	GND	F3	GND
A4	GND	B4	GND	C4	GND	D4	GND	E4	$\overline{\text{GPIO}}_0$	F4	$\overline{\text{GPIO}}_1$
A5	SNUB <sub>0</sub>	B5	GND	C5	TSNS <sub>0b</sub>	D5	TSNS <sub>0a</sub>	E5	$\overline{\text{ALERT}}$	F5	RUN <sub>0</sub>
A6	GND	B6	GND	C6	GND	D6	SDA	E6	SCL	F6	RUN <sub>1</sub>
A7	GND	B7	GND	C7	GND	D7	GND	E7	SYNC	F7	SGND
A8	GND	B8	GND	C8	GND	D8	COMP <sub>0b</sub>	E8	COMP <sub>0a</sub>	F8	SGND
A9	GND	B9	GND	C9	GND	D9	V <sub>OSNS0</sub> <sup>+</sup>	E9	V <sub>OSNS0</sub> <sup>-</sup>	F9	INTV <sub>CC</sub>
A10	GND	B10	SW <sub>0</sub>	C10	DNC	D10	V <sub>ORB0</sub> <sup>+</sup>	E10	V <sub>ORB0</sub> <sup>-</sup>	F10	GND
A11	V <sub>IN0</sub>	B11	V <sub>IN0</sub>	C11	V <sub>IN0</sub>	D11	V <sub>IN0</sub>	E11	DNC	F11	SV <sub>IN</sub>
A12	V <sub>IN0</sub>	B12	V <sub>IN0</sub>	C12	V <sub>IN0</sub>	D12	V <sub>IN0</sub>	E12	V <sub>IN0</sub>	F12	SV <sub>IN</sub>


PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
G1	I <sub>SNS1b</sub> <sup>-</sup>	H1	I <sub>SNS1b</sub> <sup>+</sup>	J1	V <sub>OUT1</sub>	K1	V <sub>OUT1</sub>	L1	V <sub>OUT1</sub>	M1	V <sub>OUT1</sub>
G2	I <sub>SNS1a</sub> <sup>-</sup>	H2	I <sub>SNS1a</sub> <sup>+</sup>	J2	V <sub>OUT1</sub>	K2	V <sub>OUT1</sub>	L2	V <sub>OUT1</sub>	M2	V <sub>OUT1</sub>
G3	GND	H3	GND	J3	V <sub>OUT1</sub>	K3	V <sub>OUT1</sub>	L3	V <sub>OUT1</sub>	M3	V <sub>OUT1</sub>
G4	ASEL	H4	F <sub>SWPHCFG</sub>	J4	GND	K4	GND	L4	GND	M4	GND
G5	V <sub>OUT0CFG</sub>	H5	V <sub>TRIM0CFG</sub>	J5	TSNS <sub>1a</sub>	K5	TSNS <sub>1b</sub>	L5	GND	M5	SNUB <sub>1</sub>
G6	V <sub>OUT1CFG</sub>	H6	V <sub>TRIM1CFG</sub>	J6	V <sub>DD25</sub>	K6	WP	L6	GND	M6	GND
G7	SGND	H7	SHARE_CLK	J7	V <sub>DD33</sub>	K7	GND	L7	GND	M7	GND
G8	SGND	H8	COMP <sub>1a</sub>	J8	COMP <sub>1b</sub>	K8	GND	L8	GND	M8	GND
G9	INTV <sub>CC</sub>	H9	V <sub>OSNS1</sub>	J9	V <sub>ORB1</sub>	K9	GND	L9	GND	M9	GND
G10	GND	H10	GND	J10	GND	K10	DNC	L10	SW <sub>1</sub>	M10	GND
G11	GND	H11	DNC	J11	V <sub>IN1</sub>	K11	V <sub>IN1</sub>	L11	V <sub>IN1</sub>	M11	V <sub>IN1</sub>
G12	GND	H12	V <sub>IN1</sub>	J12	V <sub>IN1</sub>	K12	V <sub>IN1</sub>	L12	V <sub>IN1</sub>	M12	V <sub>IN1</sub>



# PACKAGE DESCRIPTION







# PACKAGE PHOTOGRAPH




# PACKAGE DESCRIPTION


**BGA Package**  
**144-Lead (16mm × 16mm × 5.01mm)**  
 (Reference LTC DWG # 05-08-1920 Rev C)



- NOTES:**
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
  2. ALL DIMENSIONS ARE IN MILLIMETERS
  3. BALL DESIGNATION PER JEDEC MS-028 AND JEP95
  4. DETAILS OF PIN #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PIN #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
  5. PRIMARY DATUM -Z- IS SEATING PLANE
  6. SOLDER BALL COMPOSITION CAN BE 96.5% Sn/3.0% Ag/0.5% Cu OR Sn Pb EUTECTIC
  7. PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG UNIMODIE PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY



DIMENSIONS		MIN	NOM	MAX	NOTES
A		4.81	5.01	5.21	
A1		0.50	0.60	0.70	BALL HT
A2		4.31	4.41	4.51	
b		0.60	0.75	0.90	BALL DIMENSION
b1		0.60	0.63	0.66	PAD DIMENSION
D			16.00		
E			16.00		
e			1.27		
F			13.97		
G			13.97		
H1		0.36	0.41	0.46	SUBSTRATE THK
H2		3.95	4.00	4.05	MOLD CAP HT
aaa				0.15	
bbb				0.10	
ccc				0.20	
ddd				0.30	
eee				0.15	
					TOTAL NUMBER OF BALLS: 144



## REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	05/17	Added "with ECC". Added 40ms turn-on time, $t_{START}$ . Changed readback update rate from 100ms to 90ms.	1 1, 5 7, 8, 9
B	07/21	Updated Text. Updated Table 5. ASEL Pin Strapping Look-Up table with Correct Slave Address.	16, 36, 84 50