

Dual 8A or Single 16A DC/DC μ Module Regulator

FEATURES

- Complete Standalone Dual Power Supply
- Single 16A or Dual 8A Output
- Wide Input Voltage Range: 4.5V to 26.5V
- Output Voltage Range: 0.6V to 5.5V
- $\pm 1.5\%$ Total DC Output Error
- Differential Remote Sense Amplifier
- Current Mode Control/Fast Transient Response
- Adjustable Switching Frequency
- Overcurrent Foldback Protection
- Multiphase Parallel Current Sharing with Multiple LTM4628s
- Frequency Synchronization
- Internal Temperature Sensing Diode Output
- Selectable Burst Mode[®] Operation
- Soft-Start/Voltage Tracking
- Output Overvoltage Protection
- Small Surface Mount Footprint, Low Profile
 15mm \times 15mm \times 4.32mm LGA and
 15mm \times 15mm \times 4.92mm BGA Packages

APPLICATIONS

- Telecom and Networking Equipment
- Storage and ATCA Cards
- Industrial Equipment

DESCRIPTION

The LTM[®]4628 is a complete dual 8A output switching mode DC/DC power supply and can be easily configured to provide a single 2-phase 16A output. Included in the package are the switching controller, power FETs, inductor, and all supporting components. Operating from an input voltage range of 4.5V to 26.5V, the LTM4628 supports two outputs each with an output voltage range of 0.6V to 5.5V, set by a single external resistor. Its high efficiency design delivers 8A continuous current for each output. Only a few input and output capacitors are needed.


The device supports frequency synchronization, multi-phase operation, Burst Mode operation and output voltage tracking for supply rail sequencing. It has an onboard temperature diode for device temperature monitoring. High switching frequency and a current mode architecture enable a very fast transient response to line and load changes without sacrificing stability.

Fault protection features include overvoltage and overcurrent protection. The power module is offered in space saving and thermally enhanced 15mm \times 15mm \times 4.32mm LGA and 15mm \times 15mm \times 4.92mm BGA packages. The LTM4628 is available with SnPb (BGA) or RoHS compliant terminal finish.


LT, LT, LTC, LTM, Linear Technology, the Linear logo, μ Module, Burst Mode and PolyPhase are registered and LTpowerCAD is a trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

Dual 8A, 1.5V and 1.2V Output DC/DC μ Module[®] Regulator




Efficiency and Power Loss at 12V Input



ABSOLUTE MAXIMUM RATINGS (Note 1)

V_{IN}	-0.3V to 28V	DIFFP, DIFFN	-0.3V to INTV _{CC}
V_{SW1}, V_{SW2}	-1V to 28V	$V_{FB1}, V_{FB2}, COMP1, COMP2$ (Note 6)	-0.3V to 2.7V
PGOOD1, PGOOD2, RUN1, RUN2, INTV _{CC} , EXTV _{CC}	-0.3V to 6V	INTV _{CC} Peak Output Current	100mA
MODE_PLLIN, f _{SET} , TRACK1, TRACK2, DIFFOUT, PHASMD	-0.3V to INTV _{CC}	Internal Operating Temperature Range (Note 2)	-40°C to 125°C
$V_{OUT1}, V_{OUT2}, V_{OUTS1}, V_{OUTS2}$	-0.3V to 6V	Storage Temperature Range	-55°C to 125°C
		Peak Package Body Temperature	245°C

PIN CONFIGURATION



ORDER INFORMATION

PART NUMBER	PAD OR BALL FINISH	PART MARKING*		PACKAGE TYPE	MSL RATING	TEMPERATURE RANGE (Note 2)
		DEVICE	FINISH CODE			
LTM4628EV#PBF	Au (RoHS)	LTM4628V	e4	LGA	3	-40°C to 125°C
LTM4628IV#PBF	Au (RoHS)	LTM4628V	e4	LGA	3	-40°C to 125°C
LTM4628EY#PBF	SAC305 (RoHS)	LTM4628Y	e1	BGA	3	-40°C to 125°C
LTM4628IY#PBF	SAC305 (RoHS)	LTM4628Y	e1	BGA	3	-40°C to 125°C
LTM4628IY	SnPb (63/37)	LTM4628Y	e0	BGA	3	-40°C to 125°C

Consult Marketing for parts specified with wider operating temperature ranges. *Device temperature grade is indicated by a label on the shipping container. Pad or ball finish code is per IPC/JEDEC J-STD-609.

• Terminal Finish Part Marking:
www.linear.com/leadfree

• Recommended LGA and BGA PCB Assembly and Manufacturing Procedures:

www.linear.com/umodule/pcbassembly

• LGA and BGA Package and Tray Drawings:
www.linear.com/packaging

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full internal operating temperature range (Note 2). Specified as each individual output channel. $T_A = 25^\circ\text{C}$, $V_{IN} = 12\text{V}$ and V_{RUN1} , V_{RUN2} at 5V unless otherwise noted, per the typical application in Figure 28.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
V_{IN}	Input DC Voltage		●	4.5	26.5	V	
V_{OUT}	Output Voltage		●	0.6	5.5	V	
$V_{OUT1(DC)}$, $V_{OUT2(DC)}$	Output Voltage, Total Variation with Line and Load	$C_{IN} = 22\mu\text{F} \times 3$, $C_{OUT} = 100\mu\text{F} \times 1$ Ceramic, 470 μF POSCAP, MODE_PLLIN = GND, RFB1, RFB2 = 40.2k, $V_{IN} = 4.5\text{V}$ to 26.5V, $I_{OUT} = 0\text{A}$ to 8A	●	1.477	1.5	1.523	V

Input Specifications

V_{RUN1} , V_{RUN2}	RUN Pin On/Off Threshold	RUN Rising		1.1	1.25	1.40	V
$V_{RUN1HYS}$, $V_{RUN2HYS}$	RUN Pin On Hysteresis			150			mV
$I_{INRUSH(VIN)}$	Input Inrush Current at Start-Up	$I_{OUT} = 0\text{A}$, $C_{IN} = 22\mu\text{F} \times 3$, $C_{OUT} = 100\mu\text{F}$, 470 μF POSCAP $V_{OUT1} = 1.5\text{V}$, $V_{OUT2} = 1.5\text{V}$, $V_{IN} = 12\text{V}$, TRACK = 0.01 μF		1			A
$I_{Q(VIN)}$	Input Supply Bias Current	$V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, Burst Mode Operation $V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, Pulse-Skipping Mode $V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, Switching Continuous Shutdown, RUN = 0, $V_{IN} = 12\text{V}$		5			mA
				15			mA
				65			mA
				60			μA
$I_{S(VIN)}$	Input Supply Current	$V_{IN} = 4.75\text{V}$, $V_{OUT} = 1.5\text{V}$, $I_{OUT} = 8\text{A}$ $V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, $I_{OUT} = 8\text{A}$ $V_{IN} = 26.5\text{V}$, $V_{OUT} = 1.5\text{V}$, $I_{OUT} = 8\text{A}$		2.9			A
				1.18			A
				0.575			A

Output Specifications

$I_{OUT1(DC)}$, $I_{OUT2(DC)}$	Output Continuous Current Range	$V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$ (Note 7)		0	8		A
$\Delta V_{OUT1(LINE)}/V_{OUT1}$ $\Delta V_{OUT2(LINE)}/V_{OUT2}$	Line Regulation Accuracy	$V_{OUT} = 1.5\text{V}$, V_{IN} from 4.5V to 26.5V $I_{OUT} = 0\text{A}$ for Each Output,	●	0.010	0.04		%/V
$\Delta V_{OUT1(LOAD)}/V_{OUT1}$ $\Delta V_{OUT2(LOAD)}/V_{OUT2}$	Load Regulation Accuracy	For Each Output, $V_{OUT} = 1.5\text{V}$, 0A to 8A $V_{IN} = 12\text{V}$ (Note 7)	●	0.15	0.3		%
$V_{OUT1(AC)}$, $V_{OUT2(AC)}$	Output Ripple Voltage	$I_{OUT} = 0\text{A}$, $C_{OUT} = 100\mu\text{F}$ X5R Ceramic, 470 μF POSCAP $V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$		15			mV _{p-p}
f_S (Each Channel)	Output Ripple Voltage Frequency	$V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$, $f_{SET} = 2.5\text{V}$ (Note 4)		780			kHz
f_{SYNC} (Each Channel)	SYNC Capture Range			400	780		kHz
$\Delta V_{OUTSTART}$ (Each Channel)	Turn-On Overshoot	$C_{OUT} = 100\mu\text{F}$ X5R Ceramic, 470 μF POSCAP, $V_{OUT} = 1.5\text{V}$, $I_{OUT} = 0\text{A}$ $V_{IN} = 12\text{V}$		10			mV
t_{START} (Each Channel)	Turn-On Time	$C_{OUT} = 100\mu\text{F}$ X5R Ceramic, 470 μF POSCAP, No Load, TRACK/SS with 0.01 μF to GND, $V_{IN} = 12\text{V}$		5			ms
$\Delta V_{OUT(LS)}$ (Each Channel)	Peak Deviation for Dynamic Load	Load: 0% to 50% to 0% of Full Load $C_{OUT} = 22\mu\text{F} \times 3$ X5R Ceramic, 470 μF POSCAP $V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$		30			mV
t_{SETTLE} (Each Channel)	Settling Time for Dynamic Load Step	Load: 0% to 50% to 0% of Full Load, $V_{IN} = 12\text{V}$, $C_{OUT} = 100\mu\text{F}$, $C_{OUT} = 470\mu\text{F}$		20			μs
$I_{OUT(PK)}$ (Each Channel)	Output Current Limit	$V_{IN} = 12\text{V}$, $V_{OUT} = 1.5\text{V}$		15			A

Control Section

V_{FB1} , V_{FB2}	Voltage at V_{FB} Pins	$I_{OUT} = 0\text{A}$, $V_{OUT} = 1.5\text{V}$	●	0.592	0.600	0.606	V
I_{FB1} , I_{FB2}	Leakage Current of V_{FB1} , V_{FB2}	(Note 6)		-5	-20		nA
V_{OVL}	Feedback Overvoltage Lockout		●	0.64	0.66	0.68	V

4628fe

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full internal operating temperature range (Note 2). Specified as each individual output channel. $T_A = 25^\circ\text{C}$, $V_{IN} = 12\text{V}$ and $VRUN1$, $VRUN2$ at 5V unless otherwise noted, per the typical application in Figure 28.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
I_{TRACK1} , I_{TRACK2}	Track Pin Soft-Start Pull-Up Current	TRACK1, TRACK2 = 0V	1	1.25	1.5	μA
UVLO	Undervoltage Lockout Threshold	V_{IN} Falling V_{IN} Rising		3.3 3.9		V V
UVLO Hysteresis				0.6		V
$t_{ON(MIN)}$	Minimum On-Time	(Note 6)		90		ns
R_{FBH1} , R_{FBH2}	Resistor Between V_{OUTS1} , V_{OUTS2} and V_{FB1} , V_{FB2} Pins for Each Output		60.05	60.4	60.75	$\text{k}\Omega$
V_{OL_PGOOD} (Each Channel)	PGOOD Voltage Low	$I_{PGOOD} = 2\text{mA}$		0.1	0.3	V
I_{PGOOD}	PGOOD Leakage Current	$V_{PGOOD} = 5\text{V}$			± 5	μA
V_{PGOOD}	PGOOD Trip Level	V_{FB} with Respect to Set Output Voltage V_{FB} Ramping Negative V_{FB} Ramping Positive		-10 10		% %

INTV_{CC} Linear Regulator

V_{INTVCC}	Internal V_{CC} Voltage	$6\text{V} < V_{IN} < 26.5\text{V}$	4.8	5	5.2	V
V_{INTVCC} Load Regulation	INTV _{CC} Load Regulation	$I_{CC} = 0\text{mA}$ to 50mA		0.5	2	%
V_{EXTVCC}	EXTV _{CC} Switchover Voltage	EXTV _{CC} Ramping Positive	4.5	4.7		V
$V_{EXTVCC(DROP)}$	EXTV _{CC} Dropout	$I_{CC} = 20\text{mA}$, $V_{EXTVCC} = 5\text{V}$		50	100	mV
$V_{EXTVCC(HYST)}$	EXTV _{CC} Hysteresis			200		mV

Oscillator and Phase-Locked Loop

f_{NOM}	Nominal Frequency	$f_{SET} = 1.2\text{V}$	450	500	550	kHz
f_{LOW}	Lowest Frequency	$f_{SET} = 0\text{V}$ (Note 5)	210	250	290	kHz
f_{HIGH}	Highest Frequency	$f_{SET} > 2.4\text{V}$, Up to INTV _{CC}	700	780	860	kHz
I_{SET}	Frequency Set Current		9	10	11	μA
R_{MODE_PLLIN}	Mode_PLLIN Input Resistance			250		$\text{k}\Omega$
Ph_{CLKOUT}	Phase (Relative to V_{OUT1})	PHASMD = GND PHASMD = Float PHASMD = INTV _{CC}		60 90 120		Deg Deg Deg
V_{OH_CLKOUT} V_{OL_CLKOUT}	Clock High Output Voltage Clock Low Output Voltage		2		0.2	V V

Differential Amplifier

A_V	Voltage Gain			1		V/V
R_{IN}	Input Resistance	Measured at DIFFP Input		80		$\text{k}\Omega$
V_{OS}	Input Offset Voltage	$V_{DIFFP} = V_{DIFFOUT} = 1.5\text{V}$, $I_{DIFFOUT} = 100\mu\text{A}$			3	mV
PSRR	Power Supply Rejection Ratio	$5\text{V} < V_{IN} < 20\text{V}$		90		dB
I_{CL}	Maximum Output Current			3		mA
DIFFOUT (MAX)	Maximum Output Voltage	$I_{DIFFOUT} = 300\mu\text{A}$	INTV _{CC} - 1.4V			V
GBW	Gain Bandwidth Product			3		MHz

ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTM4628 is tested under pulsed load conditions such that $T_J \approx T_A$. The LTM4628E is guaranteed to meet specifications from 0°C to 125°C internal temperature. Specifications over the -40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4628I is guaranteed over the full -40°C to 125°C internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.

Note 3: Two outputs are tested separately and the same testing condition is applied to each output.







Note 4: The switching frequency is programmable for 400kHz to 750kHz.

Note 5: LTM4628 device is designed to operate from 400kHz to 750kHz

Note 6: 100% tested at wafer level.


Note 7: See output current derating curves for different V_{IN} , V_{OUT} and T_A .

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS

1.5V Load Transient




12V_{IN}, 1.5V_{OUT}, 0A TO 4A LOAD STEP AT 4A/µs
 C_{OUT1} 4× 100µF 6.3V X5R CERAMIC 1210 CASE SIZE
 SWITCHING FREQUENCY 500kHz
 C_{FF} CAPACITOR = 47pF

1.8V Load Transient




12V_{IN}, 1.8V_{OUT}, 0A TO 4A LOAD STEP AT 4A/µs
 C_{OUT1} 4× 100µF 6.3V X5R CERAMIC 1210 CASE SIZE
 SWITCHING FREQUENCY 500kHz
 C_{FF} CAPACITOR = 47pF

2.5V Load Transient




12V_{IN}, 2.5V_{OUT}, 0A TO 4A LOAD STEP AT 4A/µs
 C_{OUT1} 4× 100µF 6.3V X5R CERAMIC 1210 CASE SIZE
 SWITCHING FREQUENCY 500kHz
 C_{FF} CAPACITOR = 47pF

3.3V Load Transient




12V_{IN}, 3.3V_{OUT}, 0A TO 4A LOAD STEP AT 4A/µs
 C_{OUT1} 4× 100µF 6.3V X5R CERAMIC 1210 CASE SIZE
 SWITCHING FREQUENCY 500kHz
 C_{FF} CAPACITOR = 47pF

Output Start-Up




V_{IN} = 12V
 V_{OUT} = 2.5V
 I_{OUT} = 0A

Output Start-Up




V_{IN} = 12V
 V_{OUT} = 2.5V
 I_{OUT} = 8A

Output Short-Circuit




V_{IN} = 12V
 V_{OUT} = 2.5V
 I_{OUT} = 0A

Output Short-Circuit




V_{IN} = 12V
 V_{OUT} = 2.5V
 I_{OUT} = 8A

Coincident Tracking




V_{OUT1} = 1.8V AT 8A
 V_{OUT2} = 1.2V AT 8A

TYPICAL PERFORMANCE CHARACTERISTICS



4628 G16



4628 G17

PIN FUNCTIONS (Recommended to Use Test Points to Monitor Signal Pin Connections.)

V_{OUT1} (A1-A5, B1-B5, C1-C4): Power Output Pins. Apply output load between these pins and GND pins. Recommend placing output decoupling capacitance directly between these pins and GND pins. Review Table 4.

GND (A6-A7, B6-B7, D1-D4, D9-D12, E1-E4, E10-E12, F1-F3, F10-F12, G1, G3, G10, G12, H1-H7, H9-H12, J1, J5, J8, J12, K1, K5-K8, K12, L1, L12, M1, M12): Power Ground Pins for Both Input and Output Returns.

V_{OUT2} (A8-A12, B8-B12, C9-C12): Power Output Pins. Apply output load between these pins and GND pins. Recommend placing output decoupling capacitance directly between these pins and GND pins. Review Table 4.

V_{OUTS1} , V_{OUTS2} (C5, C8): This pin is connected to the top of the internal top feedback resistor for each output. The pin can be directly connected to its specific output, or connected to DIFFOUT when the remote sense amplifier is used. In paralleling modules, one of the V_{OUTS} pins is connected to the DIFFOUT pin in remote sensing or directly to V_{OUT} with no remote sensing. It is very important to connect these pins to either the DIFFOUT or V_{OUT} since this is the feedback path, and cannot be left open. See the Applications Information section.

f_{SET} (C6): Frequency Set Pin. A $10\mu\text{A}$ current is sourced from this pin. A resistor from this pin to ground sets a voltage that in turn programs the operating frequency. Alternatively, this pin can be driven with a DC voltage that can set the operating frequency. See the Applications Information section.

SGND (C7, D6, G6-G7, F6-F7): Signal Ground Pin. Return ground path for all analog and low power circuitry. Tie a single connection to the output capacitor GND in the application. See layout guidelines in Figure 27.

V_{FB1} , V_{FB2} (D5, D7): The Negative Input of the Error Amplifier for Each Channel. Internally, this pin is connected to V_{OUTS1} or V_{OUTS2} with a $60.4\text{k}\Omega$ precision resistor. Different output voltages can be programmed with an additional resistor between V_{FB} and GND pins. In PolyPhase[®] operation, tying the V_{FB} pins together allows for parallel operation. See the Applications Information section for details.

PIN FUNCTIONS (Recommended to Use Test Points to Monitor Signal Pin Connections.)

TRACK1, TRACK2 (E5, D8): Output Voltage Tracking Pin and Soft-Start Inputs. Each channel has a 1.3 μ A pull-up current source. When one channel is configured to be master of the two channels, then a capacitor from this pin to ground will set a soft-start ramp rate. The remaining channel can be set up as the slave, and have the master's output applied through a voltage divider to the slave output's track pin. This voltage divider is equal to the slave output's feedback divider for coincidental tracking. See the Applications Information section.

COMP1, COMP2 (E6, E7): Current control threshold and error amplifier compensation point for each channel. The current comparator threshold increases with this control voltage. Tie the COMP pins together for parallel operation. The device is internal compensated.

DIFFP (E8): Positive input of the remote sense amplifier. This pin is connected to the remote sense point of the output voltage. Use of the remote sense amplifier is limited to an output voltage between 0.6V and 3.3V inclusive. Connect to GND if not used. See the Applications Information section.

DIFFN (E9): Negative input of the remote sense amplifier. This pin is connected to the remote sense point of the output GND. See the Applications Information section.

MODE_PLLIN (F4): Force Continuous Mode, Burst Mode Operation, or Pulse-Skipping Mode Selection Pin and External Synchronization Input to Phase Detector Pin. Connect this pin to SGND to force both channels into force continuous mode of operation. Connect to INTV_{CC} to enable pulse-skipping mode of operation. Leaving the pin floating will enable Burst Mode operation. A clock on the pin will force both channels into continuous mode of operation and synchronized to the external clock applied to this pin.

RUN1, RUN2 (F5, F9): Run Control Pin. A voltage above 1.25V will turn on each channel in the module. A voltage below 1.25V on the RUN pin will turn off the related channel. Each RUN pin has a 1 μ A pull-up current, once the RUN pin reaches 1.2V an additional 4.5 μ A pull-up current is added to this pin.

DIFFOUT (F8): Internal Remote Sense Amplifier Output. Connect this pin to V_{OUTS1} or V_{OUTS2} depending on which output is using remote sense. In parallel operation connect one of the V_{OUTS} pin to DIFFOUT for remote sensing. Leave floating if the remote sense amplifier is not used.

SW1, SW2 (G2, G11): Switching node of each channel that is used for testing purposes. Also an R-C snubber network can be applied to reduce or eliminate switch node ringing, otherwise leave floating. See the Applications Information section.

PHASMD (G4): Connect this pin to SGND, INTV_{CC}, or floating this pin to select the phase of CLKOUT to 60 degrees, 120 degrees, and 90 degrees respectively.

CLKOUT (G5): Clock output with phase control using the PHASMD pin to enable multiphase operation between devices. See the Applications Information section.

PGOOD1, PGOOD2 (G9, G8): Output Voltage Power Good Indicator. Open drain logic output that is pulled to ground when the output voltage is not within $\pm 7.5\%$ of the regulation point.

INTV_{CC} (H8): Internal 5V Regulator Output. The control circuits and internal gate drivers are powered from this voltage. INTV_{CC} is controlled and enabled when RUN1 or RUN2 is activated high. Decouple this pin to PGND with a 4.7 μ F low ESR tantalum or ceramic.

TEMP (J6): Onboard Temperature Diode for Monitoring the VBE Junction Voltage Change with Temperature. See the Applications Information section.

EXTV_{CC} (J7): External power input that is enabled through a switch to INTV_{CC} whenever EXTV_{CC} is greater than 4.7V. Do not exceed 6V on this input, and connect this pin to V_{IN} when operating V_{IN} on 5V. An efficiency increase will occur that is a function of the (V_{IN} - INTV_{CC}) multiplied by power MOSFET driver current. Typical current requirement is 30mA. V_{IN} must be applied before EXTV_{CC}, and EXTV_{CC} must be removed before V_{IN}.

V_{IN} (M2-M11, L2-L11, J2-J4, J9-J11, K2-K4, K9-K11): Power Input Pins. Apply input voltage between these pins and GND pins. Recommend placing input decoupling capacitance directly between V_{IN} pins and GND pins.

SIMPLIFIED BLOCK DIAGRAM




Figure 1. Simplified LTM4628 Block Diagram

DECOUPLING REQUIREMENTS $T_A = 25^\circ\text{C}$. Use Figure 1 configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
C_{IN1}, C_{IN3} C_{IN2}, C_{IN4}	External Input Capacitor Requirement ($V_{IN1} = 4.5\text{V to } 26.5\text{V}, V_{OUT1} = 1.5\text{V}$) ($V_{IN2} = 4.5\text{V to } 26.5\text{V}, V_{OUT2} = 1.5\text{V}$)	$I_{OUT1} = 8\text{A}$ $I_{OUT2} = 8\text{A}$		22		μF
C_{OUT1} C_{OUT2}	External Output Capacitor Requirement ($V_{IN1} = 4.5\text{V to } 26.5\text{V}, V_{OUT1} = 1.5\text{V}$) ($V_{IN2} = 4.5\text{V to } 26.5\text{V}, V_{OUT2} = 1.5\text{V}$)	$I_{OUT1} = 8\text{A}$ $I_{OUT2} = 8\text{A}$		300		μF

OPERATION

Power Module Description

The LTM4628 is a dual-output standalone nonisolated switching mode DC/DC power supply. It can provide two 8A outputs with few external input and output capacitors and setup components. This module provides precisely regulated output voltages programmable via external resistors from $0.6V_{DC}$ to $5V_{DC}$ over 4.5V to 26.5V input voltages. The typical application schematic is shown in Figure 28.

The LTM4628 has dual integrated constant-frequency current mode regulators and built-in power MOSFET devices with fast switching speed. The typical switching frequency is 550kHz. For switching-noise sensitive applications, it can be externally synchronized from 400kHz to 780kHz. A resistor can be used to program a free run frequency on the f_{SET} pin. See the Applications Information section.

With current mode control and internal feedback loop compensation, the LTM4628 module has sufficient stability margins and good transient performance with a wide range of output capacitors, even with all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limit and foldback current limit in an overcurrent condition. Internal overvoltage and undervoltage comparators pull the open-drain PGOOD outputs low if the output feedback voltage exits a $\pm 7.5\%$ window around the regulation point. If the output voltage exceeds 10% above its normal operating point then the bottom power MOSFET will try to clamp the output to protect it.

Pulling the RUN pins below 1.1V forces the regulators into a shutdown state, by turning off both MOSFETs. The TRACK pins are used for programming the output voltage ramp and voltage tracking during start-up or used for soft-starting the regulator. See the Applications Information section.

The LTM4628 is internally compensated to be stable over all operating conditions. Table 2 provides a guideline for input and output capacitances for several operating conditions. LTpowerCAD™ is available for transient and stability analysis. The V_{FB} pin is used to program the output voltage with a single external resistor to ground. A differential remote sense amplifier is available for sensing the output voltage accurately on one of the outputs at the load point, or in parallel operation sensing the output voltage at the load point.

Multiphase operation can be easily employed with the MODE_PLLIN, PHASMD, and CLKOUT pins. Up to 12 phases can be cascaded to run simultaneously with respect to each other by programming the PHASMD pin to different levels. See the Applications Information section.

High efficiency at light loads can be accomplished with selectable Burst Mode operation or pulse-skipping operation using the MODE_PLLIN pin. These light load features will accommodate battery operation. Efficiency graphs are provided for light load operation in the Typical Performance Characteristics section. See the Applications Information section for details.

A temperature diode is included inside the module to monitor the temperature of the module. See the Applications Information section for details.

The switch pins are available for functional operation monitoring and a resistor-capacitor snubber circuit can be carefully placed on the switch pin to ground to dampen any high frequency ringing on the transition edges. See the Applications Information section for details.

APPLICATIONS INFORMATION

The typical LTM4628 application circuit is shown in Figure 28. External component selection is primarily determined by the maximum load current and output voltage. Refer to Table 4 for specific external capacitor requirements for particular applications.

V_{IN} to V_{OUT} Step-Down Ratios

There are restrictions in the maximum V_{IN} and V_{OUT} step-down ratio that can be achieved for a given input voltage. Each output of the LTM4628 is capable of 98% duty cycle, but the V_{IN} to V_{OUT} minimum dropout is still shown as a function of its load current and will limit output current capability related to high duty cycle on the top side switch. Minimum on-time $t_{ON(MIN)}$ is another consideration in operating at a specified duty cycle while operating at a certain frequency due to the fact that $t_{ON(MIN)} < D/f_{SW}$, where D is duty cycle and f_{SW} is the switching frequency. $t_{ON(MIN)}$ is specified in the electrical parameters as 90ns.

Output Voltage Programming

The PWM controller has an internal 0.6V reference voltage. As shown in the Block Diagram, a 60.4k Ω internal feedback resistor connects between the V_{OUTS1} to V_{FB1} and V_{OUTS2} to V_{FB2} . It is very important that these pins be connected to their respective outputs for proper feedback regulation. Overvoltage can occur if these V_{OUTS1} and V_{OUTS2} pins are left floating when used as individual regulators, or at least one of them is used in paralleled regulators. The output voltage will default to 0.6V with no feedback resistor on either V_{FB1} or V_{FB2} . Adding a resistor R_{FB} from V_{FB} pin to GND programs the output voltage:

$$V_{OUT} = 0.6V \cdot \frac{60.4k + R_{FB}}{R_{FB}}$$

Table 1. V_{FB} Resistor Table vs Various Output Voltages

V_{OUT}	0.6V	1.0V	1.2V	1.5V	1.8V	2.5V	3.3V	5.0V
R_{FB}	Open	90.9k	60.4k	40.2k	30.2k	19.1k	13.3k	8.25k

For parallel operation of multiple channels the same feedback setting resistor can be used for the parallel design. This is done by connecting the V_{OUTS1} to the output as shown in Figure 2, thus tying one of the internal 60.4k resistors to the output. All of the V_{FB} pins tie together with one programming resistor as shown in Figure 2.

In parallel operation the V_{FB} pins have an I_{FB} current of 20nA maximum each channel. To reduce output voltage error due to this current, an additional V_{OUTS} pin can be tied to V_{OUT} , and an additional R_{FB} resistor can be used to lower the total Thevenin equivalent resistance seen by this current. For example in Figure 2, the total Thevenin equivalent resistance of the V_{FB} pin is (60.4k // R_{FB}), which is 30.2k where R_{FB} is equal to 60.4k for a 1.2V output. Four phases connected in parallel equates to a worse case feedback current of $4 \cdot I_{FB}$ equals 80nA maximum. The voltage error is $80nA \cdot 30.2k = 2.4mV$. If V_{OUTS2} is connected as shown in Figure 2 to V_{OUT} , and another 60.4k resistor is connected from V_{FB2} to ground, then the voltage error is reduced to 1.2mV. If the voltage error is acceptable then no additional connections are necessary. The onboard 60.4k resistor is 0.5% accurate and the V_{FB} resistor can be chosen by the user to be as accurate as needed.

All COMP pins are tied together for current sharing between the phases. The TRACK pins can be tied together and a single soft-start capacitor can be used to soft-start the regulator. The soft-start equation will need to have the soft-start current parameter increased by the number of paralleled channels. See the Output Voltage Tracking section.




Figure 2. 4-Phase Parallel Configurations

APPLICATIONS INFORMATION

Input Capacitors

The LTM4628 module should be connected to a low ac-impedance DC source. For the regulator input three 22 μ F, or four 10 μ F input ceramic capacitors are used for RMS ripple current. A 47 μ F to 100 μ F surface mount aluminum electrolytic bulk capacitor can be used for more input bulk capacitance. This bulk input capacitor is only needed if the input source impedance is compromised by long inductive leads, traces or not enough source capacitance. If low impedance power planes are used, then this bulk capacitor is not needed.

For a buck converter, the switching duty-cycle can be estimated as:

$$D = \frac{V_{OUT}}{V_{IN}}$$

Without considering the inductor current ripple, for each output, the RMS current of the input capacitor can be estimated as:

$$I_{CIN(RMS)} = \frac{I_{OUT(MAX)}}{\eta\%} \cdot \sqrt{D \cdot (1-D)}$$

In the above equation, $\eta\%$ is the estimated efficiency of the power module. The bulk capacitor can be a switcher-rated aluminum electrolytic capacitor or a Polymer capacitor.

Output Capacitors

The LTM4628 is designed for low output voltage ripple noise and good transient response. The bulk output capacitors defined as C_{OUT} are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements. C_{OUT} can be a low ESR tantalum capacitor, the low ESR polymer capacitor or ceramic capacitor. The typical output capacitance range for each output is from 200 μ F to 470 μ F. Additional output filtering may be required by the system designer, if further reduction of output ripples or dynamic transient spikes is required. Table 4 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 4A/ μ s transient. The table optimizes total equivalent ESR and total bulk capacitance

to optimize the transient performance. Stability criteria are considered in the Table 4 matrix, and LTpowerCAD™ is available for stability analysis. Multiphase operation will reduce effective output ripple as a function of the number of phases. Application Note 77 discusses this noise reduction versus output ripple current cancellation, but the output capacitance should be considered carefully as a function of stability and transient response. LTpowerCAD can calculate the output ripple reduction as the number of implemented phases increases by N times. A small value 10 Ω to 50 Ω resistor can be placed in series from V_{OUT} to the V_{OUTS} pin to allow for a bode plot analyzer to inject a signal into the control loop and validate the regulator stability. The same resistor could be placed in series from V_{OUT} to DIFFP and a bode plot analyzer could inject a signal into the control loop and validate the regulator stability.

Burst Mode Operation

The LTM4628 is capable of Burst Mode operation on each regulator in which the power MOSFETs operate intermittently based on load demand, thus saving quiescent current. For applications where maximizing the efficiency at very light loads is a high priority, Burst Mode operation should be applied. Burst Mode operation is enabled with the MODE_PLLIN pin floating. During this operation, the peak current of the inductor is set to approximately one third of the maximum peak current value in normal operation even though the voltage at the COMP pin indicates a lower value. The voltage at the COMP pin drops when the inductor's average current is greater than the load requirement. As the COMP voltage drops below 0.5V, the Burst comparator trips, causing the internal sleep line to go high and turn off both power MOSFETs.

In sleep mode, the internal circuitry is partially turned off, reducing the quiescent current to about 450 μ A for each output. The load current is now being supplied from the output capacitors. When the output voltage drops, causing COMP to rise above 0.5V, the internal sleep line goes low, and the LTM4628 resumes normal operation. The next oscillator cycle will turn on the top power MOSFET and the switching cycle repeats. Either regulator can be configured for Burst Mode operation.

APPLICATIONS INFORMATION

Pulse-Skipping Mode Operation

In applications where low output ripple and high efficiency at intermediate currents are desired, pulse-skipping mode should be used. Pulse-skipping operation allows the LTM4628 to skip cycles at low output loads, thus increasing efficiency by reducing switching loss. Tying the MODE_PLLIN pin to INTV_{CC} enables pulse-skipping operation. At light loads the internal current comparator may remain tripped for several cycles and force the top MOSFET to stay off for several cycles, thus skipping cycles. The inductor current does not reverse in this mode. This mode will maintain higher effective frequencies thus lower output ripple and lower noise than Burst Mode operation. Either regulator can be configured for pulse-skipping mode.

Forced Continuous Operation

In applications where fixed frequency operation is more critical than low current efficiency, and where the lowest output ripple is desired, forced continuous operation

should be used. Forced continuous operation can be enabled by tying the MODE_PLLIN pin to SGND. In this mode, inductor current is allowed to reverse during low output loads, the COMP voltage is in control of the current comparator threshold throughout, and the top MOSFET always turns on with each oscillator pulse. During start-up, forced continuous mode is disabled and inductor current is prevented from reversing until the LTM4628's output voltage is in regulation. Either regulator can be configured for forced continuous mode.

Multiphase Operation

For output loads that demand more than 8A of current, two outputs in LTM4628 or even multiple LTM4628s can be paralleled to run out of phase to provide more output current without increasing input and output voltage ripple. The MODE_PLLIN pin allows the LTM4628 to synchronize to an external clock (between 400kHz and 780kHz) and the internal phase-locked loop allows the LTM4628 to lock




Figure 3. Examples of 2-Phase, 4-Phase, and 6-Phase Operation with PHASMD Table

4628fe

APPLICATIONS INFORMATION

onto incoming clock phase as well. The CLKOUT signal can be connected to the MODE_PLLIN pin of the following stage to line up both the frequency and the phase of the entire system. Tying the PHASMD pin to INTV_{CC}, SGND, or left floating generates a phase difference (between MODE_PLLIN and CLKOUT) of 120 degrees, 60 degrees, or 90 degrees respectively. A total of 12 phases can be cascaded to run simultaneously with respect to each other by programming the PHASMD pin of each LTM4628 channel to different levels. Figure 3 shows a 2-phase design, 4-phase design and a 6-phase design example for clock phasing with the PHASMD table.

A multiphase power supply significantly reduces the amount of ripple current in both the input and output capacitors. The RMS input ripple current is reduced by, and the effective ripple frequency is multiplied by, the number of phases used (assuming that the input voltage is greater

than the number of phases used times the output voltage). The output ripple amplitude is also reduced by the number of phases used when all of the outputs are tied together to achieve a single high output current design.

The LTM4628 device is an inherently current mode controlled device, so parallel modules will have very good current sharing. This will balance the thermals on the design. Figure 31 shows an example of parallel operation and pin connection.

Input RMS Ripple Current Cancellation

Application Note 77 provides a detailed explanation of multiphase operation. The input RMS ripple current cancellation mathematical derivations are presented, and a graph is displayed representing the RMS ripple current reduction as a function of the number of interleaved phases. Figure 4 shows this graph.




Figure 4. Input RMS Current Ratios to DC Load Current as a Function of Duty Cycle

APPLICATIONS INFORMATION

Frequency Selection and Phase-Locked Loop (MODE_PLLIN and f_{SET} Pins)

The LTM4628 device is operated over a range of frequencies to improve power conversion efficiency. It is recommended to operate the lower output voltages or lower duty cycle conversions at lower frequencies to improve efficiency by lowering power MOSFET switching losses. Higher output voltages or higher duty cycle conversions can be operated at higher frequencies to limit inductor ripple current. The efficiency graphs will show an operating frequency chosen for that condition.

The LTM4628 switching frequency can be set with an external resistor from the f_{SET} pin to SGND. An accurate 10μA current source into the resistor will set a voltage that programs the frequency or a DC voltage can be applied. Figure 5 shows a graph of frequency setting versus programming voltage. An external clock can be applied to the MODE_PLLIN pin from 0V to INTV_{CC} over a frequency range of 400kHz to 780kHz. The clock input high threshold is 1.6V and the clock input low threshold is 0.5V. The LTM4628 has the PLL loop filter components on board. The frequency setting resistor should always be present to set the initial switching frequency before locking to an external clock. Both regulators will operate in continuous mode while being externally clocked.

The output of the PLL phase detector has a pair of complementary current sources that charge and discharge the internal filter network. When the external clock is applied the f_{SET} frequency resistor is disconnected with an internal switch, and the current sources control the frequency adjustment to lock to the incoming external clock. When no external clock is applied, then the internal switch is on, thus connecting the external f_{SET} frequency set resistor for free run operation.

Minimum On-Time

Minimum on-time t_{ON} is the smallest time duration that the LTM4628 is capable of turning on the top MOSFET on either channel. It is determined by internal timing delays, and the gate charge required to turn on the top MOSFET. Low duty cycle applications may approach this minimum on-time limit and care should be taken to ensure that:

$$\frac{V_{OUT}}{V_{IN} \cdot \text{FREQ}} > t_{ON(MIN)}$$

If the duty cycle falls below what can be accommodated by the minimum on-time, the controller will begin to skip cycles. The output voltage will continue to be regulated, but the output ripple and current will increase. The minimum on-time can be increased by lowering the switching frequency. A good rule of thumb is to use an 110ns on-time.




Figure 5. Operating Frequency vs f_{SET} Pin Voltage

APPLICATIONS INFORMATION




Figure 6. Example of Output Tracking Application Circuit

Output Voltage Tracking

Output voltage tracking can be programmed externally using the TRACK pins. The output can be tracked up and down with another regulator. The master regulator’s output is divided down with an external resistor divider that is the same as the slave regulator’s feedback divider to implement coincident tracking. The LTM4628 uses an accurate 60.4k resistor internally for the top feedback resistor for each channel. Figure 6 shows an example of coincident tracking. Equations:

$$V_{OUT_SLAVE} = \left(1 + \frac{60.4k}{R_{TA}} \right) \cdot V_{TRACK}$$

V_{TRACK} is the track ramp applied to the slave’s track pin. V_{TRACK} has a control range of 0V to 0.6V, or the internal reference voltage. When the master’s output is divided down with the same resistor values used to set the slave’s output, then the slave will coincident track with the master until it reaches its final value. The master will continue to its final value from the slave’s regulation point. Voltage tracking is disabled when V_{TRACK} is more than 0.6V. R_{TA} in Figure 6 will be equal to the R_{FB} for coincident tracking. Figure 7 shows the coincident tracking waveforms.




Figure 7. Output Coincident Tracking Waveform

The TRACK pin of the master can be controlled by a capacitor placed on the master regulator TRACK pin to ground. A 1.3µA current source will charge the TRACK pin up to the reference voltage and then proceed up to $INTV_{CC}$. After the 0.6V ramp, the TRACK pin will no longer be in control, and the internal voltage reference will control output regulation from the feedback divider. Foldback current limit is disabled during this sequence of turn-on during tracking or soft-starting. The TRACK pins are pulled low

APPLICATIONS INFORMATION

when the RUN pin is below 1.2V. The total soft-start time can be calculated as:

$$t_{\text{SOFT-START}} = \left(\frac{C_{\text{SS}}}{1.3\mu\text{A}} \right) \cdot 0.6\text{V}$$

Regardless of the mode selected by the MODE_PLLIN pin, the regulator channels will always start in pulse-skipping mode up to TRACK = 0.5V. Between TRACK = 0.5V and 0.54V, it will operate in forced continuous mode and revert to the selected mode once TRACK > 0.54V. In order to track with another channel once in steady state operation, the LTM4628 is forced into continuous mode operation as soon as V_{FB} is below 0.54V regardless of the setting on the MODE_PLLIN pin.

Ratiometric tracking can be achieved by a few simple calculations and the slew rate value applied to the master's TRACK pin. As mentioned above, the TRACK pin has a control range from 0 to 0.6V. The master's TRACK pin slew rate is directly equal to the master's output slew rate in Volts/Time. The equation:

$$\frac{\text{MR}}{\text{SR}} \cdot 60.4\text{k} = R_{\text{TB}}$$

where MR is the master's output slew rate and SR is the slave's output slew rate in Volts/Time. When coincident tracking is desired, then MR and SR are equal, thus R_{TB} is equal the 60.4k. R_{TA} is derived from equation:

$$R_{\text{TA}} = \frac{0.6\text{V}}{\frac{V_{\text{FB}}}{60.4\text{k}} + \frac{V_{\text{FB}} - V_{\text{TRACK}}}{R_{\text{FB}}}}$$

where V_{FB} is the feedback voltage reference of the regulator, and V_{TRACK} is 0.6V. Since R_{TB} is equal to the 60.4k top feedback resistor of the slave regulator in equal slew rate or coincident tracking, then R_{TA} is equal to R_{FB} with $V_{\text{FB}} = V_{\text{TRACK}}$. Therefore $R_{\text{TB}} = 60.4\text{k}$, and $R_{\text{TA}} = 60.4\text{k}$ in Figure 6.

In ratiometric tracking, a different slew rate maybe desired for the slave regulator. R_{TB} can be solved for when SR is slower than MR. Make sure that the slave supply slew

rate is chosen to be fast enough so that the slave output voltage will reach it final value before the master output.

For example, MR = 1.5V/1ms, and SR = 1.2V/1ms. Then $R_{\text{TB}} = 76.8\text{k}$. Solve for R_{TA} to equal to 49.9k.

Each of the TRACK pins will have the 1.3 μA current source on when a resistive divider is used to implement tracking on that specific channel. This will impose an offset on the TRACK pin input. Smaller values resistors with the same ratios as the resistor values calculated from the above equation can be used. For example, where the 60.4k is used then a 6.04k can be used to reduce the TRACK pin offset to a negligible value.

Power Good

The PGOOD pins are open drain pins that can be used to monitor valid output voltage regulation. This pin monitors a $\pm 7.5\%$ window around the regulation point. A resistor can be pulled up to a particular supply voltage no greater than 6V maximum for monitoring.

Stability Compensation

The module has already been internally compensated for all output voltages. Table 4 is provided for most application requirements. LTpowerCAD is available for other control loop optimization.

Run Enable

The RUN pins have an enable threshold of 1.4V maximum, typically 1.25V with 150mV of hysteresis. They control the turn-on of each of the channels. These pins can be pulled up to V_{IN} for 5V operation, or a 5V Zener diode can be placed on the pins and a 10k to 100k resistor can be placed up to higher than 5V input for enabling the channels. The RUN pins can also be used for output voltage sequencing. In parallel operation the RUN pins can be tie together and controlled from a single control. See the Typical Application circuits in Figure 28. The RUN pin can also be left floating. The RUN pin has a 1 μA pull-up current source that increases by an additional 4.5 μA during ramp-up once above the on/off threshold.

APPLICATIONS INFORMATION

INTV_{CC} and EXTV_{CC}

The LTM4628 module has an internal 5V low dropout regulator that is derived from the input voltage. This regulator is used to power the control circuitry and the power MOSFET drivers. This regulator can source up to 70mA, and typically uses ~30mA for powering the device at the maximum frequency.

EXTV_{CC} allows an external 5V supply to power the LTM4628 and reduce power dissipation from the internal low dropout 5V regulator. The power loss savings can be calculated by:

$$(V_{IN} - 5V) \cdot 30mA = P_{LOSS}$$

EXTV_{CC} has a threshold of 4.7V for activation, and a maximum rating of 6V. When using a 5V input, connect this 5V input to EXTV_{CC} also to maintain a 5V gate drive level. V_{IN} has to be sequenced on before EXTV_{CC}, and EXTV_{CC} must be sequenced off before V_{IN}.

Differential Remote Sense Amplifier

An accurate differential remote sense amplifier is provided to sense low output voltages accurately at the remote load points. This is especially true for high current loads. The amplifier can be used on one of the two channels, or on a single parallel output. It is very important that the DIFFP and DIFFN are connected properly at the output, and DIFFOUT is connected to either V_{OUTS1} or V_{OUTS2}. In parallel operation, the DIFFP and DIFFN are connected properly at the output, and DIFFOUT is connected to one of the V_{OUTS} pins. Review the parallel schematics in Figure 31 and review Figure 2.

SW Pins

The SW pins are generally for testing purposes by monitoring these pins. These pins can also be used to dampen out switch node ringing caused by LC parasitic in the switched current paths. Usually a series R-C combination is used, called a snubber circuit. The resistor will dampen the resonance and the capacitor is chosen to only affect the high frequency ringing across the resistor. If the stray inductance or capacitance can be measured or approximated then a somewhat analytical technique can be used to select the snubber values. The inductance is usually easier to predict. It combines the power path board

inductance in combination with the MOSFET interconnect bond wire inductance.

First the SW pin can be monitored with a wide bandwidth scope with a high frequency scope probe. The ring frequency can be measured for its value. The impedance Z can be calculated:

$$Z_L = 2\pi fL,$$

where f is the resonant frequency of the ring, and L is the total parasitic inductance in the switch path. If a resistor is selected that is equal to Z, then the ringing should be dampened. The snubber capacitor value is chosen so that its impedance is equal to the resistor at the ring frequency. Calculated by: $Z_C = 1/(2\pi fC)$. These values are a good place to start with. Modification to these components should be made to attenuate the ringing with the least amount of the power loss.

Temperature Diode Monitoring

The LTM4628 has an on board 1N4148 silicon diode at the TEMP pin that can be used to monitor temperature. The diode is mounted very close to internal power switches. The forward voltage of a silicon diode is temperature dependent based on the following equation:

$$I_D = I_S \cdot e \left(\frac{V_D}{\eta \cdot V_T} \right)$$

or

$$V_D = \eta \cdot V_T \cdot \ln \frac{I_D}{I_S}$$

where I_D is the diode current, V_D is the diode voltage, η is the ideality factor (typically close to 1.0) and I_S (saturation current) is a process dependent parameter. V_T can be broken out to:

$$V_T = \frac{k \cdot T}{q}$$

where T is the diode junction temperature in Kelvin, q is the electron charge and k is Boltzmann's constant. V_T is approximately 26mV at room temperature (298K) and scales linearly with Kelvin temperature. It is this linear

APPLICATIONS INFORMATION

temperature relationship that makes diodes suitable temperature sensors. The I_S term in the equation above is the extrapolated current through a diode junction when the diode has zero volts across the terminals. The I_S term varies from process to process, varies with temperature, and by definition must always be less than I_D . Combining all of the constants into one term:

$$K_D = \frac{\eta \cdot k}{q}$$

where $K_D = 8.62 \cdot 10^{-5}$, and knowing $\ln(I_D/I_S)$ is always positive because I_D is always greater than I_S , leaves us with the equation that:

$$V_D = T(\text{KELVIN}) \cdot K_D \cdot \ln \frac{I_D}{I_S}$$

where V_D appears to increase with temperature. It is common knowledge that a silicon diode biased with a current source has an approximate $-2\text{mV}/^\circ\text{C}$ temperature relationship (Figure 8), which is at odds with the equation. In fact, the I_S term increases with temperature, reducing the $\ln(I_D/I_S)$ absolute value yielding an approximate $-2\text{mV}/^\circ\text{C}$ composite diode voltage slope.




Figure 8. Silicon Diode Voltage V_D vs Temperature

It is important that the bias current source be accurate and powered from a high impedance source. This is because the forward voltage drop is also a function of the current through the diode.

The below equations show that when currents are a decade apart the V_D difference is 60mV; therefore the $10\mu\text{A}$ current source error will affect the diode forward voltage at temperature.

$$kT/q = 26\text{mV}$$

$$V_{D1} - V_{D2} = kT/q \ln(I_{D1})/(I_{D2})$$

where $V_{D1} - V_{D2}$ is the difference in the diode forward voltage with the I_{D1} and I_{D2} current difference.

Several 1N4148 diodes were tested with $100\mu\text{A}$ of current and Figure 9 shows the results. The $100\mu\text{A}$ current source provided the best repeatability for each diode.

The tested diodes are very close to $-2.2\text{mV}/^\circ\text{C}$ to $-2.4\text{mV}/^\circ\text{C}$ slope while each are biased with $100\mu\text{A}$ through a 120k pull-up resistor to 12V . The Figure 9 graph can be used to calibrate and measure LTM4628 internal temperature by measuring the diode V_D value.




Figure 9. The 1N4148 Diode Voltage V_D vs Temperature

APPLICATIONS INFORMATION

Thermal Considerations and Output Current Derating

The thermal resistances reported in the Pin Configuration section of the data sheet are consistent with those parameters defined by JESD 51-12 and are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation to hardware evaluation performed on a μ Module package mounted to a hardware test board defined by JESD 51-9 (“Test Boards for Area Array Surface Mount Package Thermal Measurements”). The motivation for providing these thermal coefficients is found in JESD 51-12 (“Guidelines for Reporting and Using Electronic Package Thermal Information”).

Many designers may opt to use laboratory equipment and a test vehicle such as the demo board to anticipate the μ Module regulator’s thermal performance in their application at various electrical and environmental operating conditions to compliment any FEA activities. Without FEA software, the thermal resistances reported in the Pin Configuration section are in-and-of themselves not relevant to providing guidance of thermal performance; instead, the derating curves provided later in this data sheet can be used in a manner that yields insight and guidance pertaining to one’s application-usage, and can be adapted to correlate thermal performance to one’s own application.

The Pin Configuration section gives four thermal coefficients explicitly defined in JESD 51-12; these coefficients are quoted or paraphrased below:

- 1 θ_{JA} , the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as “still air” although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.
- 2 $\theta_{JCbottom}$, the thermal resistance from junction to the bottom of the product case, is determined with all of the component power dissipation flowing through the bottom of the package. In the typical μ Module regulator, the bulk of the heat flows out the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages but the test conditions don’t generally match the user’s application.
- 3 θ_{JCtop} , the thermal resistance from junction to top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical μ Module regulator are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of $\theta_{JCbottom}$, this value may be useful for comparing packages but the test conditions don’t generally match the user’s application.
- 4 θ_{JB} , the thermal resistance from junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the μ Module regulator and into the board, and is really the sum of the $\theta_{JCbottom}$ and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package, using a two sided, two layer board. This board is described in JESD 51-9.

A graphical representation of the aforementioned thermal resistances is given in Figure 10; blue resistances are contained within the μ Module regulator, whereas green resistances are external to the μ Module package.

APPLICATIONS INFORMATION




Figure 10. Graphical Representation of JESD 51-12 Thermal Coefficients

As a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defined by JESD 51-12 or provided in the Pin Configuration section replicates or conveys normal operating conditions of a μ Module regulator. For example, in normal board-mounted applications, never does 100% of the device's total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the μ Module package—as the standard defines for θ_{JCtop} and $\theta_{JCbottom}$, respectively. In practice, power loss is thermally dissipated in both directions away from the package—granted, in the absence of a heat sink and airflow, a majority of the heat flow is into the board.

Within the LTM4628, be aware there are multiple power devices and components dissipating power, with a consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity—but also, not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled-environment chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet: (1) Initially, FEA software is used to accurately build the mechanical geometry of

the LTM4628 and the specified PCB with all of the correct material coefficients along with accurate power loss source definitions; (2) this model simulates a software-defined JEDEC environment consistent with JESD 51-12 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the JEDEC-defined thermal resistance values; (3) the model and FEA software is used to evaluate the LTM4628 with heat sink and airflow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulate conditions with thermocouples within a controlled environment chamber while operating the device at the same power loss as that which was simulated. The outcome of this process and due diligence yields a set of derating curves provided in other sections of this data sheet. After these laboratory tests have been performed the θ_{JB} and θ_{BA} are summed together to correlate quite well with the LTM4628 model with no airflow or heat sinking in a properly defined chamber. This $\theta_{JB} + \theta_{BA}$ value is shown in the Pin Configuration section and should accurately equal the θ_{JA} value because approximately 100% of power loss flows from the junction through the board into ambient with no airflow or top mounted heat sink.

APPLICATIONS INFORMATION

The 1.0V and 3.3V power loss curves in Figures 11 and 12 can be used in coordination with the load current derating curves in Figures 13 to 24 for calculating an approximate θ_{JA} thermal resistance for the LTM4628 with various heat sinking and airflow conditions. The power loss curves are taken at room temperature, and are increased with multiplicative factors according to the ambient temperature. The approximate factors are: 1.35 for 115°C and 1.4 for 120°C. The derating curves are plotted with V_{OUT1} and V_{OUT2} in parallel single output operation starting at 16A and the ambient temperature at 40°C. The output voltages are 1.0V, and 3.3V. These are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without airflow. The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at 115°C to 120°C maximum while lowering output current or power with increasing ambient temperature. The decreased output current will decrease the internal module loss as ambient temperature is increased. The monitored junction temperature of 120°C minus the ambient operating temperature specifies how much temperature rise can be allowed. As an example, in Figure 14 the load current is derated to ~12A at ~80°C with

no air or heat sink and the power loss for the 12V to 1.0V at 12A output is about 3.65W. The 3.65W loss is calculated with the ~2.7W room temperature loss from the 12V to 1.0V power loss curve at 12A, and the 1.35 multiplying factor at 120°C junction. If the 80°C ambient temperature is subtracted from the 120°C junction temperature, then the difference of 40°C divided by 3.65W equals a 10.9°C/W θ_{JA} thermal resistance. Table 2 specifies a 9.5°C/W to 10°C/W value which is very close. Table 2 and Table 3 provide equivalent thermal resistances for 1.0V and 3.3V outputs with and without airflow and heat sinking. The derived thermal resistances in Tables 2 and 3 for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. The no-airflow θ_{JA} values have some variation from 9.5°C/W to 11°C/W depending on the 115°C to 120°C holding junction temperature. All other airflow thermal resistance values are more accurate. Room temperature power loss can be derived from the efficiency curves in the Typical Performance Characteristics section and adjusted with the above ambient temperature multiplicative factors. The printed circuit board is a 1.6mm thick four layer board with two ounce copper for the two outer layers and one ounce copper for the two inner layers. The PCB dimensions are 95mm × 76mm. The BGA heat sinks are listed in Table 3.

APPLICATIONS INFORMATION




Figure 11. 1V Power Loss

4628 F11




Figure 12. 3.3V Power Loss

4628 F12




Figure 13. 5V to 1V Derating Curves, No Heat Sink

4628 F13




Figure 14. 12V to 1V Derating Curves, No Heat Sink

4628 F14




Figure 15. 24V to 1V Derating Curves, No Heat Sink

4628 F15




Figure 16. 5V to 1V Derating Curves, with BGA Heat Sink

4628 F16




Figure 17. 12V to 1V Derating with BGA Heat Sink

4628 F17




Figure 18. 24V to 1V Derating Curves with BGA Heat Sink

4628 F18




Figure 19. 5V to 3.3V Derating Curves, No Heat Sink

4628 F19

APPLICATIONS INFORMATION




Figure 20. 12V to 3.3V Derating Curves, No Heat Sink




Figure 21. 24V to 3.3V Derating Curves, No Heat Sink




Figure 22. 5V to 3.3V Derating Curves with Heat Sink




Figure 23. 12V to 3.3V Derating Curves, with Heat Sink




Figure 24. 24V to 3.3V Derating Curves with Heat Sink

APPLICATIONS INFORMATION

Table 2. 1.0V Output

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figures 13, 14, 15	5, 12, 24	Figure 11	0	None	9.5 to 11
Figures 13, 14, 15	5, 12, 24	Figure 11	200	None	6.4
Figures 13, 14, 15	5, 12, 24	Figure 11	400	None	5.6
Figures 16, 17, 18	5, 12, 24	Figure 11	0	BGA Heat Sink	9.0 to 10.5
Figures 16, 17, 18	5, 12, 24	Figure 11	200	BGA Heat Sink	6.5
Figures 16, 17, 18	5, 12, 24	Figure 11	400	BGA Heat Sink	4.8

Table 3. 3.3V Output

DERATING CURVE	V _{IN} (V)	POWER LOSS CURVE	AIR FLOW (LFM)	HEAT SINK	θ _{JA} (°C/W)
Figures 19, 20, 21	5, 12, 24	Figure 12	0	None	9.5 to 11
Figures 19, 20, 21	5, 12, 24	Figure 12	200	None	6.75
Figures 19, 20, 21	5, 12, 24	Figure 12	400	None	6.4
Figures 22, 23, 24	5, 12, 24	Figure 12	0	BGA Heat Sink	9.0 to 10.5
Figures 22, 23, 24	5, 12, 24	Figure 12	200	BGA Heat Sink	6.3
Figures 22, 23, 24	5, 12, 24	Figure 12	400	BGA Heat Sink	4.8

HEAT SINK MANUFACTURER	PART NUMBER	WEBSITE
Aavid Thermalloy	375424B00034G	www.aavid.com

APPLICATIONS INFORMATION

Table 4 Output Voltage Response vs Component Matrix (Refer to Figure 28) 0A to 4A Load Step Typical Measured Values

C _{OUT1} AND C _{OUT2} CERAMIC VENDORS	VALUE	PART NUMBER	C _{OUT1} AND C _{OUT2} BULK VENDORS	VALUE	PART NUMBER	C _{IN} (BULK)	PART NUMBER	VENDORS
AVX	10μF 35V	1812DD106KAT	Sanyo POSCAP	470μF 2R5	2R5TPD470M5	47μF 35V	35SVPD47M	Sanyo Oscon
Murata	22μF 16V	GRM43ER61C226KE01	Sanyo POSCAP	470μF 6.3V	6TPD470M			
TDK	100μF 6.3V	C4532X5R0J107MZ						
Murata	100μF 6.3V	GRM32ER60J107M						
AVX	100μF 6.3V	18126D107MAT						

V _{OUT} (V)	C _{IN} (CERAMIC)	C _{IN} (BULK)*	C _{OUT1} (CERAMIC)	C _{OUT2} (BULK)	C _{FF} (pF)	V _{IN} (V)	DROOP (mV)	P-P Deviation (mV)	RECOVERY TIME (μs)	LOAD STEP (A/μs)	R _{FB} (kΩ)	Freq. (kHz)
1	22μF × 3	47μF	100μF	470μF		5,12	60	120	30	4	90.9	400
1	22μF × 3	47μF	100μF × 4		47	5,12	50	100	20	4	90.9	400
1.2	22μF × 3	47μF	100μF	470μF		5,12	60	120	30	4	60.4	500
1.2	22μF × 3	47μF	100μF × 4		47	5,12	55	110	20	4	60.4	500
1.5	22μF × 3	47μF	100μF	470μF		5,12	60	120	30	4	40.2	500
1.5	22μF × 3	47μF	100μF × 4		47	5,12	66	120	20	4	40.2	500
1.8	22μF × 3	47μF	100μF	470μF		5,12	60	120	30	4	30.1	500
1.8	22μF × 3	47μF	100μF × 4		47	5,12	65	130	20	4	30.1	500
2.5	22μF × 3	47μF	100μF × 4		47	5,12	70	140	30	4	19.1	500
2.5	22μF × 3	47μF	100μF	470μF		5,12	70	140	30	4	19.1	500
3.3	22μF × 3	47μF	100μF	470μF		5,12	80	160	30	4	13.3	700
3.3	22μF × 3	47μF	100μF		47	5,12	100	200	30	4	13.3	700
5	22μF × 3	47μF	100μF	220μF	47	12	125	200	30	4	8.25	750

* Bulk capacitance is optional if V_{IN} has very low input impedance.

APPLICATIONS INFORMATION

Figures 25 and 26 show thermal images of the LTM4628 in LGA package with or without BGA heat sink and no air flow or 200LFM air flow.

These images equate to a paralleled 3.3V output at 16A design operating at 92% efficiency from 12V input.




Figure 25a. 12V_{IN} to 3.3V_{OUT}, 16A, No Heat Sink, No Air Flow




Figure 25b. 12V_{IN} to 3.3V_{OUT}, 16A, No Heat Sink, 200LFM

Figure 25




Figure 26a. 12V_{IN} to 3.3V_{OUT}, 16A, with Heat Sink, No Air Flow




Figure 26b. 12V_{IN} to 3.3V_{OUT}, 16A, with Heat Sink, 200LFM

Figure 26

APPLICATIONS INFORMATION

Safety Considerations

The LTM4628 modules do not provide galvanic isolation from V_{IN} to V_{OUT} . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure. The device does support thermal shutdown and over current protection. A temperature diode is provided for monitoring internal temperature.

Layout Checklist/Example

The high integration of LTM4628 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current paths, including V_{IN} , GND, V_{OUT1} and V_{OUT2} . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the V_{IN} , PGND and V_{OUT} pins to minimize high frequency noise.

- Place a dedicated power ground layer underneath the unit.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put via directly on the pad, unless they are capped or plated over.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to GND underneath the unit.
- For parallel modules, tie the V_{OUT} , V_{FB} , and COMP pins together. Use an internal layer to closely connect these pins together. The TRACK pin can be tied a common capacitor for regulator soft-start.
- Bring out test points on the signal pins for monitoring.

Figure 27 gives a good example of the recommended layout. LGA and BGA PCB layouts are identical with the exception of circle pads for BGA (see Package Description).




Figure 27. Recommended PCB Layout (LGA Shown, for BGA Use Circle Pads)

TYPICAL APPLICATIONS




Figure 28. 7V_{IN} to 16V_{IN}, 1.5V and 1.2V Outputs




Figure 29. Two Phases, 1.5V at 16A Design

TYPICAL APPLICATIONS




Figure 30. 1.2V and 1V Output Tracking

TYPICAL APPLICATIONS




Figure 31. 4-Phase, 1.2V at 32A


PACKAGE DESCRIPTION

Table 5. LTM4628 Component Pinout

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
A1	VOUT1	B1	VOUT1	C1	VOUT1	D1	GND	E1	GND	F1	GND
A2	VOUT1	B2	VOUT1	C2	VOUT1	D2	GND	E2	GND	F2	GND
A3	VOUT1	B3	VOUT1	C3	VOUT1	D3	GND	E3	GND	F3	GND
A4	VOUT1	B4	VOUT1	C4	VOUT1	D4	GND	E4	GND	F4	MODE_PLLIN
A5	VOUT1	B5	VOUT1	C5	VOUT1S	D5	VFB1	E5	TRACK1	F5	RUN1
A6	GND	B6	GND	C6	f _{SET}	D6	SGND	E6	COMP1	F6	SGND
A7	GND	B7	GND	C7	SGND	D7	VFB2	E7	COMP2	F7	SGND
A8	VOUT2	B8	VOUT2	C8	VOUT2S	D8	TRACK2	E8	DIFFP	F8	DIFFOUT
A9	VOUT2	B9	VOUT2	C9	VOUT2	D9	GND	E9	DIFFN	F9	RUN2
A10	VOUT2	B10	VOUT2	C10	VOUT2	D10	GND	E10	GND	F10	GND
A11	VOUT2	B11	VOUT2	C11	VOUT2	D11	GND	E11	GND	F11	GND
A12	VOUT2	B12	VOUT2	C12	VOUT2	D12	GND	E12	GND	F12	GND

PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION	PIN ID	FUNCTION
G1	GND	H1	GND	J1	GND	K1	GND	L1	GND	M1	GND
G2	SW1	H2	GND	J2	VIN	K2	VIN	L2	VIN	M2	VIN
G3	GND	H3	GND	J3	VIN	K3	VIN	L3	VIN	M3	VIN
G4	PHASMD	H4	GND	J4	VIN	K4	VIN	L4	VIN	M4	VIN
G5	CLKOUT	H5	GND	J5	GND	K5	GND	L5	VIN	M5	VIN
G6	SGND	H6	GND	J6	TEMP	K6	GND	L6	VIN	M6	VIN
G7	SGND	H7	GND	J7	EXTVCC	K7	GND	L7	VIN	M7	VIN
G8	PGOOD2	H8	INTVCC	J8	GND	K8	GND	L8	VIN	M8	VIN
G9	PGOOD1	H9	GND	J9	VIN	K9	VIN	L9	VIN	M9	VIN
G10	GND	H10	GND	J10	VIN	K10	VIN	L10	VIN	M10	VIN
G11	SW2	H11	GND	J11	VIN	K11	VIN	L11	VIN	M11	VIN
G12	GND	H12	GND	J12	GND	K12	GND	L12	GND	M12	GND


PACKAGE PHOTOS



PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/designtools/packaging/> for the most recent package drawings.

LGA Package
144-Lead (15mm × 15mm × 4.32mm)
 (Reference LTC DWG # 05-08-1843 Rev A)



SYMBOL	TOLERANCE
aaa	0.15
bbb	0.10
eee	0.05




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. ALL DIMENSIONS ARE IN MILLIMETERS
 3. LAND DESIGNATION PER JEDEC MO-222, SPP-010
 4. DETAILS OF PAD #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PAD #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
 5. PRIMARY DATUM -Z- IS SEATING PLANE
 6. THE TOTAL NUMBER OF PADS: 144
 7. PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG μ Module PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY

UGA 144 1112 REV A


PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/designtools/packaging/> for the most recent package drawings.



BGA Package
144-Lead (15mm × 15mm × 4.92mm)
 (Reference LTC DWG # 05-08-1921 Rev A)



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. ALL DIMENSIONS ARE IN MILLIMETERS
 3. BALL DESIGNATION PER JEDEC MS-028 AND JEP95
 4. DETAILS OF PIN #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PIN #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
 5. PRIMARY DATUM Z- IS SEATING PLANE
 6. SOLDER BALL COMPOSITION IS 96.5% Sn/3.0% Ag/0.5% Cu
 7. PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG μ Module PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY



DIMENSIONS				
SYMBOL	MIN	NOM	MAX	NOTES
A	4.72	4.92	5.12	
A1	0.50	0.60	0.70	
A2	4.22	4.32	4.42	
b	0.60	0.75	0.90	
b1	0.60	0.63	0.66	
D		15.00		
E		15.00		
e		1.27		
F		13.97		
G		13.97		
H1	0.27	0.32	0.37	
H2	3.95	4.00	4.05	
aaa			0.15	
bbb			0.10	
ccc			0.20	
ddd			0.30	
eee			0.15	
TOTAL NUMBER OF BALLS: 144				



REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	06/11	Updated Typical Application Efficiency graph	1
		Updated Pin Configuration	2
		Updated Electrical Characteristics	3, 4
		Updated Pin Functions section	7, 8
		Updated Decoupling Requirements table	9
		Updated Figure 3	13
		Various text updated in Applications Information section	11 to 22
		Updated Figures 29 and 31	30, 32
B	7/11	Changed Typical value of R_{FBH1} , R_{FBH2} to 60.4k Ω	3
		Updated Decoupling Requirements table	9
C	8/12	Updated Pin Configuration to add the BGA package.	2
		Added $V_{D1} - V_{D2}$ formula.	19
D	11/12	Updated the Pin Configuration section.	2
E	02/14	Add SnPb BGA package option	1, 2