

# 42V Triple Monolithic Synchronous Step-Down Regulator

## FEATURES

- Flexible Power Supply System Providing Three Outputs Over a Wide Input Voltage Range
- Two High Voltage Synchronous Buck Regulators
  - 3V to 42V Input Voltage Range
  - Output Currents Up to 2.5A and 1.5A
  - High Efficiency Up to 93%
- One Low Voltage Synchronous Buck Regulator
  - 2.6V to 5.5V Input Voltage Range
  - Output Current Up to 1.8A and 95% Efficiency
- Resistor Programmable and Synchronizable from 250kHz to 2.2MHz Switching Frequency
- Low Ripple Burst Mode<sup>®</sup> Operation
  - 30µA IQ at 12VIN to 3.3VOUT2
  - Output Ripple < 15mV</p>
- Programmable Power-On Reset
- Power Good Indicators
- 2-Phase Clock Reduces Input Current Ripple
- Available in Thermally Enhanced 40-Lead QFN (6mm × 6mm) Package
- AEC-Q100 Qualified for Automotive Applications

# **APPLICATIONS**

- Automotive Systems
- Distributed Supply Regulation
- Industrial Controls and Power Supplies

# DESCRIPTION


The LT®8601 is a triple channel, current mode, monolithic buck switching regulator with a programmable power-on reset. All regulators are synchronized to a single oscillator with an adjustable frequency from 250kHz to 2.2MHz. The LT8601 can be configured for micropower Burst Mode or pulse-skipping operation at light load. Micropower operation results in quiescent current of 30µA with all three regulators operating as shown in the application below with no load applied.

The high voltage channels are synchronous buck regulators that operate from an input of 3.0V to 42V. The output currents are up to 1.5A (OUT1) and 2.5A (OUT2). The low voltage channel operates from an input of 2.6V to 5.5V. Internal synchronous power switches provide high efficiency with output currents up to 1.8A. The LT8601 uses a 2-phase clock with channel 1 operating 180° from channels 2 and 3 to reduce input ripple current on both HV and LV inputs. All channels have cycle-by-cycle current limit, providing protection against shorted outputs. Thermal shutdown provides additional protection.

The LT8601 is available in a 40-lead 6mm  $\times$  6mm QFN package.

All registered trademarks and trademarks are the property of their respective owners.

# TYPICAL APPLICATION




# ABSOLUTE MAXIMUM RATINGS

#### (Note 1)

Supply Voltages
V <sub>IN</sub> , PV <sub>IN1.2</sub> –0.3V to 42V
PV <sub>IN3</sub> 0.3V to 6V
PG1-3, SYNC, TRKSS1-2,
RUN3, RST Voltages6V
RT, FB1-3, CPOR, POREN Voltages
EN/UVLO Voltage42V
BIAS Voltage
Operating Junction Temperature (Notes 2 and 3)
LT8601E–40°C to 125°C
LT8601I–40°C to 125°C
LT8601J–40°C to 150°C
Storage Temperature Range65°C to 150°C

# PIN CONFIGURATION



# ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT8601EUJ#PBF	LT8601EUJ#TRPBF	LT8601UJ	40-Lead (6mm × 6mm) Plastic QFN	-40°C to 125°C
LT8601IUJ#PBF	LT8601IUJ#TRPBF	LT8601UJ	40-Lead (6mm × 6mm) Plastic QFN	-40°C to 125°C
LT8601JUJ#PBF	LT8601JUJ#TRPBF	LT8601UJ	40-Lead (6mm × 6mm) Plastic QFN	-40°C to 150°C
AUTOMOTIVE PRODUCT	<b>S</b> **	·		·
LT8601EUJ#WPBF	LT8601EUJ#WTRPBF	LT8601UJ	40-Lead (6mm × 6mm) Plastic QFN	-40°C to 125°C
LT8601IUJ#WPBF	LT8601IUJ#WTRPBF	LT8601UJ	40-Lead (6mm × 6mm) Plastic QFN	-40°C to 125°C
LT8601JUJ#WPBF	LT8601JUJ#WTRPBF	LT8601UJ	40-Lead (6mm × 6mm) Plastic QFN	-40°C to 150°C

Contact the factory for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

\*\*Versions of this part are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. These models are designated with a #W suffix. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}$ C.  $V_{IN} = PV_{IN1} = PV_{IN2} = 12V$ , EN/UVLO = 3V,  $PV_{IN3} = 3.3V$  unless otherwise noted. (Note 2)

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Minimum Operating Voltage				2.7	3	V
Minimum Operating Voltage to Start				3.1	3.5	V
VIN Quiescent Current, Shutdown	EN/UVLO = 0.4V			0.1	1	μA
V <sub>IN</sub> Quiescent Current, Operating	All Channels Active, No Load (Note 4) All Channels Active,100µA on V <sub>OUT2</sub> (Note 4)			30 70		μA μA
EN/UVLO Threshold	EN/UVLO Rising EN/UVLO Falling	•	1.15 1.0	1.2 1.15	1.25 1.2	V V
EN/UVLO Input Current	EN/UVLO = 1.2V		-40		40	nA
Oscillator						
Switching Frequency	$R_{T} = 28.7k$ , E-, I-Grade	٠	1.8	2	2.2	MHz
	R <sub>T</sub> = 28.7k, J-Grade	٠	1.75	2	2.2	MHz
	R <sub>T</sub> = 254k, E-, I-Grade	٠	0.225	0.25	0.275	MHz
	R <sub>T</sub> = 254k, J-Grade	٠	0.224	0.25	0.284	MHz
SYNC Input Frequency Range			0.25		2.2	MHz
SYNC Input Voltage Low					0.3	V
SYNC Input Voltage High		٠	1.2			V
SYNC Input Current			-100		100	nA
Channel 1						
Feedback Voltage FB1	E-, I-Grade J-Grade	•	0.988 0.98	1 1	1.012 1.015	V V
Input Current FB1		٠	-100		100	nA
FB1 Voltage Line Regulation	V <sub>IN</sub> = 3V to 42V			0.002	0.01	%/V
SW1 Peak Current Limit	$V_{IN} = PV_{IN1} = PV_{IN2} = 6V$		2.3	2.7	3.0	A
SW1 Leakage Current				0.1	1	μA
SW1 Top On Resistance	I <sub>SW1</sub> = 1A			240		mΩ
SW1 Bottom On Resistance	I <sub>SW1</sub> = 1A			170		mΩ
Lower FB1 Power Good Threshold	Percentage of V <sub>FB1</sub>	٠	89	92	95	%
Upper FB1 Power Good Threshold	Percentage of V <sub>FB1</sub>	٠	105	108	111	%
PG1 Output Voltage Low	I <sub>PG1</sub> = -350μA	٠		0.13	0.3	V
PG1 Leakage Current	PG1 = 5V, FB1 = 1V	٠			30	μA
TRKSS1 Pull-Up Current	TRKSS1 = 0.2V		1.5	2.4	3.1	μA
Minimum Switch-On Time	I <sub>SW1</sub> = 1A			60		ns
Minimum Switch-Off Time	I <sub>SW1</sub> = 1A			70		ns
Channel 2						
Feedback Voltage FB2	E-, I-Grade J-Grade	•	0.988 0.98	1 1	1.012 1.015	V V
Input Current FB2			-100		100	nA
FB2 Voltage Line Regulation	V <sub>IN</sub> = 3V to 42V			0.002	0.01	%/V
SW2 Peak Current Limit	$V_{IN} = PV_{IN1} = PV_{IN2} = 6V$		3.5	4.0	4.5	A
SW2 Leakage Current				0.1	1	μA
SW2 Top On Resistance	I <sub>SW2</sub> = 1A			150		mΩ
SW2 Bottom On Resistance	I <sub>SW2</sub> = 1A			100		mΩ
Lower FB2 Power Good Threshold	Percentage of V <sub>FB2</sub>		89	92	95	%

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>IN</sub> = PV<sub>IN1</sub> = PV<sub>IN2</sub> = 12V, EN/UVLO = 3V, PV<sub>IN3</sub> = 3.3V unless otherwise noted. (Note 2)

PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Upper FB2 Power Good Threshold	Percentage of V <sub>FB2</sub>	•	105	108	111	%
PG2 Output Voltage Low	I <sub>PG2</sub> = -350μA	•		0.13	0.3	V
PG2 Leakage Current	PG2 = 5V, FB2 = 1V	•			30	μA
TRKSS2 Pull-Up Current	TRKSS2 = 0.2V		1.5	2.4	3.1	μA
Minimum Switch-On Time	I <sub>SW2</sub> = 2A			55		ns
Minimum Switch-Off Time	I <sub>SW2</sub> = 2A			70		ns
Channel 3						
Operating Voltage			2.6		5.5	V
Feedback Voltage FB3	E-, I-Grade J-Grade	•	790 784	800 800	810 812	mV mV
Input Current FB3		•	-100		100	nA
FB3 Voltage Line Regulation	V <sub>IN</sub> = 3V to 42V			0.002	0.01	%/V
SW3 Current Limit			2.6	3.2	3.8	A
SW3 Leakage	PV <sub>IN3</sub> = 5.5V			0.1	1	μA
SW3 PMOS On Resistance	I <sub>SW3</sub> = 1A			150		mΩ
SW3 NMOS On Resistance	I <sub>SW3</sub> = 1A			120		mΩ
Lower FB3 Power Good Threshold	Percentage of V <sub>FB3</sub>	•	89	92	95	%
Upper FB3 Power Good Threshold	Percentage of V <sub>FB3</sub>	•	105	108	111	%
PG3 Output Voltage Low	I <sub>PG3</sub> = -350μA	•		0.13	0.3	V
PG3 Leakage Current	PG3 = 5V, FB3 = 0.8V	•			30	μA
RUN3 Threshold Voltage	200mV/ms Falling Ramp	•	0.695	0.72	0.74	V
RUN3 Input Current	RUN3 = 3.3V	•	-100		100	nA
Soft-Start Time		•	0.7	1	1.3	ms
Minimum Switch-On Time	I <sub>SW3</sub> = 1A			70		ns
Minimum Switch-Off Time	I <sub>SW3</sub> = 1A			70		ns
PV <sub>IN3</sub> UVLO		•		2.35	2.6	V
Power-On Reset						
CPOR Pull-Up Current	CPOR = 0V			2		μA
POR Delay Time	CPOR = 1000pF	•	31	35.2	39.4	ms
RST Output Voltage Low	$I_{\overline{RST}} = -100 \mu A$	•		0.1	0.2	V
RST Pull-Up Current	POR Timed Out, RST = 0V			20		μA
RST Leakage Current	$\overline{\text{RST}}$ = 6V, POR Timed Out		-40		40	nA
POREN Threshold			1.15	1.2	1.25	V
POREN Pull-Up Current	POREN = 0V		0.8	1.2	1.6	μA


Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 2: The LT8601E is guaranteed to meet performance specifications from 0°C to 125°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT86011 is guaranteed to meet performance specifications from -40°C to 125°C junction temperature. The LT8601J is guaranteed over the full -40°C to 150°C operating junction temperature range. High junction


temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures above 125°C.


Note 3: This IC includes overtemperature protection that is intended to protect the device during overload conditions. Junction temperature will exceed 150°C when overtemperature protection is active. Continuous operation above the specified maximum junction temperature will reduce lifetime.

Note 4: All three channels enabled as shown in the application circuit titled, "Details of the Front Page Application" (using the 1MHz component values) found in the Typical Applications section.











**Power-On Reset Time vs CPOR** 400




2.25 2.00 1.75 FREQUENCY (MHz) 1.50 1.25 1.00 0.75 0.50 0.25 25 50 75 100 125 150 175 200 225 250 275  $R_T (k\Omega)$ 8601 G14

Switching Frequency vs R<sub>T</sub>


**Full Frequency Waveforms** 



**Light Load Waveforms** VOUT 20mV/DIV VSW 5V/DIV ١L 0.5A/DIV 8601 G1 5µs/DIV CHANNEL 1  $12 V_{\rm IN}$  TO  $5 V_{\rm OUT}$  AT 10mA  $V_{SYNC} = 0V$ 





Minimum Off-Time vs I<sub>SW</sub>




**Minimum Off-Time** 


vs Temperature









#### **Channel 3 Minimum** Off-Time vs I<sub>SW</sub>





Channel 1 R<sub>DS(ON)</sub> vs Temperature




Channel 2 R<sub>DS(ON)</sub> vs Temperature












**EN/UVLO Current vs Voltage** 








#### Channel 1 Start-Up and Dropout, $R_L = 3.3\Omega$




Channel 2 Start-Up and Dropout,  $R_L = 20\Omega$ 










Channel 2 Full Frequency VIN vs Load Current 45  $R_{T} = 28.7 k$ 40 35  $V_{OUT} = 3.3V$ 30  $V_{OUT} = 5V$ (>) 25 N| > 20 FULL FREQUENCY REGION (2MHz) 15 10 5 0

#### Channel 3 Full Frequency VIN vs Load Current



1.0 1.3 1.6

 $I_{OUT}(A)$ 

1.9 2.3 2.6


8601 G33

0.3 0.7

0


# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25 \text{ °C}$

Radiated EMI Performance, CISPR25 Radiated Emission Tests with Class 5 Peak Limit.



#### **Vertical Polarization**

**Horizontal Polarization** 



Demo Board with EMI Filter Installed,  $14V_{IN}$ , 1A on All Outputs,  $f_{SW} = 2MHz$ .

# PIN FUNCTIONS

**BIAS (Pin 10):** Power to the Internal Regulator. Connect to an output  $\geq$  3.2V when available. Decouple to ground with a low ESR capacitor.

**BST1, BST2 (Pins 4, 5):** Boost Voltage for High Voltage Channels. The Boost Voltage provides a drive voltage higher than  $PV_{IN}$  to the gate of the NMOS top switch.

**CPOR (Pin 31):** Power-On Reset Timer. Connect a capacitor from this pin to ground to program the power-on reset timer. CPOR has a  $2\mu A$  (typical) pull-up current.

**EN/UVLO (Pin 22):** Enable/Undervoltage Lockout Input. The LT8601 is in low power shutdown when this pin is  $\leq 0.4V$ . A precision threshold at 1.20V (rising) enables the switching regulator's output switching stages. This allows the EN/UVLO pin to be used as an input undervoltage lockout by connecting to a resistor divider between V<sub>IN</sub> and GND. When the EN/UVLO voltage is between 0.4V and 1.2V, the LT8601 input current will depend on the mode selected, the V<sub>IN</sub> voltage, and the EN/UVLO voltage. Connect this pin to V<sub>IN</sub> if the UVLO function is not needed.

**FB1, FB2 (Pins 26, 25):** Feedback Input Pins for the High Voltage Converters. The converters regulate the corresponding feedback pin to the lesser of 1V or the voltage on the associated TRKSS pin.

**FB3 (Pin 24):** Feedback Input Pin for the Low Voltage Converter. The converter regulates the corresponding feedback pin to 800mV.

**GND (Pins 2, 8, 9, 13, 16, 27, 30, 34, 35, 38, 40, 41):** Ground. These pins must be soldered to PCB ground. The exposed pad must also be soldered to PCB ground.

**INTV<sub>CC</sub> (Pin 28):** Internal Regulator Bypass. Do not load the INTV<sub>CC</sub> pin with external circuitry. INTV<sub>CC</sub> is 3.1V when BIAS < 3.1V, 3.4V when BIAS > 3.4V, and approximately equal to BIAS when BIAS is between 3.1V and 3.4V. Decouple to ground with a low ESR,  $4.7\mu$ F capacitor.

**PG1, PG2 (Pins 1, 11):** Power Good Indicators for Channels 1 and 2. Open-drain logic output pulls down until the corresponding FB pin rises above 0.92V but remains below 1.08V.

**PG3 (Pin 12):** Power Good Indicator for Channel 3. Opendrain logic output pulls down until the corresponding FB pin rises above 0.736V but remains below 0.864V.

**POREN (Pin 39):** Power-On Reset Enable. This is a logic input that starts the ramp on the POR timing capacitor.

**PV**<sub>IN1</sub>, **PV**<sub>IN2</sub> (**Pins 37, 14**): Input Supply Voltage to High Voltage Channels 1 and 2, respectively. These pins are independent and can be powered from different sources if necessary. Bypass each input with a low ESR capacitor to the adjacent GND pin.

**PV<sub>IN3</sub> (Pin 17):** Input Supply Voltage to Low Voltage Channel 3. This pin is typically connected to one of the high voltage converter outputs and should be locally bypassed with a low ESR capacitor.

**RST** (**Pin 32**): Power-On Reset Output. CMOS output with weak pull-up, this pin is held low until the POR times out.

**RT (Pin 29):** Frequency Programming Resistor. Connect a resistor from this pin to ground to set the internal oscillator frequency.

**RUN3 (Pin 18):** Run Input for the Low Voltage Converter. Channel 3 is enabled when the voltage on this pin exceeds 0.72V (typical).

**SW1 (Pin 3):** Channel 1 Switch Node. This is the output of the internal power switches for channel 1.

**SW2 (Pins 6, 7):** Channel 2 Switch Node. This is the output of the internal power switches for channel 2. These pins must be connected together.


**SW3 (Pin 15):** Channel 3 Switch Node. This is the output of the internal power switches for channel 3.

**SYNC (Pin 33):** Clock Synchronization and Mode Select Input. Connect this pin to ground to enable low ripple Burst Mode operation. Connect this pin to  $INTV_{CC}$  to enable pulse skip operation. Apply a digital clock input to synchronize the LT8601 switching frequency to a reference clock. When an external clock is applied, the LT8601 will operate in pulse-skipping mode.

**TRKSS1, TRKSS2 (Pins 21, 20):** Track/Soft-Start Inputs for the High Voltage Converters. When this pin is below 1V, the converter regulates the FB pin to the TRKSS voltage instead of the internal reference. The TRKSS pin has a 2.4µA (typical) pull-up current.

 $V_{IN}$  (Pin 23): Input Supply Voltage to Internal Functions. This pin is independent from any  $\mathsf{PV}_{\mathsf{IN}}$  pin and can be powered from different sources if necessary.  $\mathsf{V}_{\mathsf{IN}}$  must be above 3V for the part to operate.

## **BLOCK DIAGRAM**



# OPERATION

The LT8601 is a triple channel, constant frequency, current mode, monolithic buck switching regulator with power-on reset. All channels are synchronized to a single oscillator. Two of the channels are high voltage capable (up to 42V input) while the other is low voltage capable (up to 5.5V input) and is typically powered from the high voltage buck outputs.

### Start-Up

When enabled by setting the EN/UVLO voltage above its threshold, the LT8601 starts charging the INTV<sub>CC</sub> capacitor from V<sub>IN</sub>. If BIAS is higher than 3.2V, BIAS supplies current to the INTV<sub>CC</sub> regulator to reduce V<sub>IN</sub> quiescent current.

### High Voltage Buck Regulators

Each high voltage channel is a synchronous buck regulator that operates from an independent  $PV_{IN}$  pin. The internal top power MOSFET is turned on at the beginning of each oscillator cycle, and turned off when the current flowing through the top MOSFET reaches a level determined by the error amplifier. The error amplifier measures the output voltage through an external resistor divider tied to the FB pin to control the peak current in the top switch. The reference of the error amplifier is determined by the lower of the internal 1V reference and the voltage at its TRKSS pin.

While the top MOSFET is off, the bottom MOSFET is turned on for the remainder of the oscillator cycle or until the inductor current starts to reverse. If overload conditions result in more than 2A for channel 1 or 3.3A for channel 2 flowing through the bottom switch, the next clock cycle will be delayed until switch current returns to a safe level.

### Low Voltage Buck Regulator

The low voltage channel is a synchronous buck regulator that operates from an independent  $PV_{IN}$  pin. The  $PV_{IN}$  pin has an undervoltage lockout set at 2.35V (typical). Each internal top power MOSFET is turned on at the beginning of each oscillator cycle, and turned off when the current flowing through the top MOSFET reaches a level determined by the error amplifier. The error amplifier measures the output voltage through an external resistor divider tied

to the FB pin to control the peak current in the top switch. The reference of the error amplifier is an internal 800mV reference. The low voltage channel has a RUN pin to allow power sequencing and an internal soft-start circuit ramps the output voltage up in 1ms.

While the top MOSFET is off, the bottom MOSFET is turned on for the remainder of the oscillator cycle or until the inductor current starts to reverse. If overload conditions result in more than 2.4A flowing through the bottom switch, the next clock cycle will be delayed until switch current returns to a safe level.

#### **Multiphase Switching**

The oscillator generates two clock signals 180° out of phase. Channel 1 operates from CLK1, while channels 2 and 3 operate from CLK2. Since a buck regulator only draws input current during the top switch on-cycle, multiphase operation reduces peak input current and doubles the input current frequency. These effects reduce input current ripple and reduce the input capacitance required.

### **Light Load Operation**

At light load, the regulators operate in low ripple Burst Mode operation. Low ripple Burst Mode operation shuts down most internal circuitry between switch on-cycles to conserve power while still retaining low ripple at the output.

#### **Undervoltage Lockout**

The EN/UVLO pin is used to put the LT8601 in shutdown, reducing the input current to less than 1µA. The accurate 1.2V (rising) threshold of the EN/UVLO pin provides a programmable  $V_{IN}$  undervoltage lockout through an external resistor divider tied to the EN/UVLO pin. A 50mV (typical) hysteresis voltage on the EN/UVLO pin prevents switching noise from inadvertently shutting down the LT8601.

#### **Power Good Comparators**

Each channel has a power good comparator that trips when the feedback pin is above or below its reference voltage by more than 8%. The PG output pins are opendrain. The PG pin for each channel is pulled low when the corresponding output is out of regulation. The PG outputs are not valid until INTV<sub>CC</sub> rises to 2.7V

# OPERATION

#### Power-On Reset Timer

The LT8601 includes a power-on reset timer. The poweron reset timeout period is adjustable using an external capacitor on the CPOR pin as described in the Applications Information section. The timer is initiated when the POREN pin is higher than 1.2V (typical).

# **APPLICATIONS INFORMATION**

#### Setting the Output Voltages

The output voltages are set by the resistor dividers on the outputs as shown in Figure 1. The formula used is:

$$R1 = R2 \bullet \left( \frac{V_{OUTx}}{V_{FB}} - 1 \right)$$

where  $V_{OUTx}$  is the output voltage of regulator x and  $V_{FB}$  is the feedback reference voltage.  $V_{FB}$  is 1V for the high voltage regulators (1 and 2) and 800mV for the low voltage channel. R2 should be 200k or less to avoid noise problems.


To improve the frequency response, a feedforward capacitor  $C_{\rm ff}$  may also be used. Typical values are 10pF to 100pF. Great care should be taken to route the FB node away from noise sources, such as an inductor or a SW line.

### Switching Frequency

Table 1. Switching Frequency vs B<sub>T</sub> Value

The LT8601 uses a constant frequency architecture that can be programmed from 250kHz to 2.2MHz by tying a resistor from the RT pin to ground. Table 1 shows the closest 1% resistor value of  $R_T$  for common switching frequencies.

SWITCHING FREQUENCY (MHz)	R <sub>T</sub> (kΩ)
0.25	255
0.35	178
0.5	124
0.75	80.6
1.0	60.4
1.25	47.5
1.5	39.2
1.75	33.2
2.0	28.7
2.2	26.1



The output of the POR timer, the  $\overline{RST}$  pin, is an open-drain output with a weak internal pull-up of  $100k\Omega$  (typical) to

approximately 2V. RST is held low until the expiration of

the POR timer. The RST pin is only valid when the LT8601

is enabled and  $INTV_{CC}$  is above 2.7V.

Figure 1. Feedback Resistor Divider

The following equation approximates the values shown in Table 1:

$$R_{\rm T} = \frac{61.9}{f_{\rm S} - 0.009} - 1.9$$

where  $\mathsf{R}_T$  is in  $\mathsf{k}\Omega$  and  $\mathsf{f}_S$  is in MHz.

Selection of the operating frequency is mainly a trade-off between efficiency and component size. The advantage of high frequency operation is that smaller inductor and capacitor values may be used. The advantage of low frequency operation is higher efficiency.

The high switching frequency also decreases the duty cycle range because of finite minimum on- and off-times independent of the switching frequency. The minimum and maximum duty cycles are:

 $DC_{MIN} = f_{S} \bullet t_{ON(MIN)}$ 

 $DC_{MAX} = 1 - f_{S} \bullet t_{OFF(MIN)}$ 

where  $f_S$  is the switching frequency,  $t_{ON(MIN)}$  is the minimum switch on-time, and  $t_{OFF(MIN)}$  is the minimum switch off-time. These equations illustrate how duty cycle range increases when switching frequency decreases. Information about individual channel minimum on and off times can be found in the Electrical Characteristics table and Typical Performance curves section.

The internal oscillator of the LT8601 can be synchronized to an external 250kHz to 2.2MHz clock signal on the SYNC pin.

#### V<sub>IN</sub> Voltage Range

The LT8601's minimum operating voltage is 3V. To program a higher minimum operating voltage, use a resistor divider between the  $V_{\rm IN}$  pin and the EN/UVLO pin. The EN/UVLO threshold is 1.2V. The EN/UVLO pin has 50mV of hysteresis to prevent glitches from falsely disabling the LT8601.

The UVLO circuit is shown in Figure 3, Reverse Protection Diodes. The calculation for the lockout voltage is:

$$V_{IN(UVLO)} = \frac{R_{UV1} + R_{UV2}}{R_{UV2}} \bullet 1.2V$$

#### PV<sub>IN</sub> Voltage Range

Each switching regulator channel operates from its own  $PV_{IN}$  pin ( $PV_{IN1}$  to  $PV_{IN3}$ ). The  $PV_{IN}$  pin can be connected to either an independent voltage supply or a high voltage channel output. The  $PV_{IN1}$  and  $PV_{IN2}$  voltage range is 3.0V to 42V. The  $PV_{IN3}$  voltage range is 2.6V to 5.5V.

The minimum  $\text{PV}_{\text{IN}}$  voltage to regulate output voltage at full frequency is:

$$PV_{INx(MIN)} = \frac{V_{OUTx}}{DC_{MAX}}$$

where  $DC_{MAX}$  is the maximum duty cycle (refer to Switching Frequency section) for that channel. If  $PV_{IN}$ is below the calculated minimum voltage, the channel starts to skip switch off-cycles. At low input voltages, the part will turn on the top switch for longer than a full switch cycle in order to extend the effective duty cycle. When the part is extending the effective duty cycle, the switching frequency will drop to one half (or less) of the programmed frequency.

The maximum  $\mbox{PV}_{\mbox{IN}}$  voltage to regulate output voltage at full frequency is:

$$PV_{INx(MAX)} = \frac{V_{OUTx}}{DC_{MIN}}$$

where  $DC_{MIN}$  is the minimum duty cycle (refer to Switching Frequency section) for that channel. If  $PV_{IN}$ is above the calculated maximum voltage, the channel starts to skip switch on-cycles (pulse-skipping). In this case, the channel switching frequency will no longer be the programmed frequency. The output will continue to regulate, but the peak inductor current and output ripple will increase significantly.

#### **Inductor Selection**

Inductor selection involves inductance, saturation current, series resistance (DCR) and magnetic loss.

A good starting point for the inductance values are:

$$Lx = Kx \bullet \frac{V_{OUTx}}{PV_{INx}} \bullet \frac{PV_{INx} - V_{OUTx}}{f_{S}}$$

where  $f_S$  is the switching frequency in MHz, Lx is in  $\mu H,$   $V_{OUTx}$  is the channel output voltage and K1 = 1.7, K2 = 1.0 and K3 = 1.4.

Once the inductance is selected, the inductor current ripple and peak current can be calculated:

$$\Delta I_{Lx} = \frac{V_{OUTx}}{Lx \bullet f_S} \bullet \left( 1 - \frac{V_{OUTx}}{PV_{INx(MAX)}} \right)$$
$$I_{Lx(PEAK)} = I_{OUTx(MAX)} + \frac{\Delta I_{Lx}}{2}$$

To guarantee sufficient output current, peak inductor current must be lower than the switch current limit ( $I_{LIM}$ ).

To keep the efficiency high, the inductor series resistance (DCR) should be as small as possible (must be <  $0.1\Omega$  channels 1 and 3; <  $0.06 \Omega$  channel 2), and the core material should be intended for the chosen switching frequency. Table 2 lists several vendors and suitable inductor series.

VENDOR	SERIES	WEBSITE
TDK	SLF, VLC, VLF	www.tdk.com
Sumida	CDRH, CDR, CDMC	www.sumida.com
Coilcraft	XAL, XFL, MSS	www.coilcraft.com
NIC	NPIM, NPIS	www.niccomp.com
Würth	TPC, SPC, PD, PDF, PD3	www.we-online.com

Of course, such a simple design guide will not always result in the optimum inductors for the applications. A larger value inductor provides a slightly higher maximum load current and will reduce the output voltage ripple. A larger value inductor can result in higher efficiency if the DCR and magnetic losses are the same. However, for inductors of the same dimensions, the larger value inductor has higher DCR. The trade-off between inductance and DCR is not always obvious. Use experiments to find optimum inductors.

Low inductance may result in discontinuous mode operation, which is acceptable, but reduces maximum load current. For details of maximum output current and discontinuous mode operation, see the Linear Technology Application Note 44. For duty cycles greater than 50%, there is a minimum inductance required to avoid subharmonic oscillations.

$$L_{MINx} = \frac{1.05 \cdot (V_{OUTx} + V_{BOTx})}{f_S}, \text{ chs 1 and 3}$$
$$L_{MINx} = \frac{0.70 \cdot (V_{OUTx} + V_{BOTx})}{f_S}, \text{ ch 2}$$

where  $V_{OUTx}$  is the output voltage;  $V_{BOTx}$  is the voltage across the bottom switch;  $f_S$  is the switching frequency in MHz and  $L_{MINx}$  is in  $\mu H$ . If the frequency is synchronized over a range, use the lowest frequency to determine  $L_{MINx}.$ 

#### **Shorted Output Protection**

If the bottom MOSFET current exceeds the valley current limit at the start of a clock cycle, the top MOSFET is kept off until the overcurrent situation clears. This prevents the buildup of inductor current during a shorted output. Further, during overload or short-circuit conditions, the LT8601 safely tolerates operation with a saturated inductor.

#### **Input Capacitor Selection**

Bypass each  $PV_{IN}$  pin of the LT8601 with a ceramic capacitor of X5R (max 85°C), X7R (max 125°C), or X8R (max 150°C) type as appropriate.

Step-down converters draw current from the input supply in pulses with very fast rise and fall times. The input capacitor is required to reduce the resulting voltage ripple at the LT8601 input and to force this switching current into a tight local loop, minimizing EMI. The input capacitor must have low impedance at the switching frequency to do this effectively and it must have an adequate ripple current rating.

The worst case ripple current is when  $V_{\text{OUT}}$  is one half of  $\text{PV}_{\text{IN}}.$  In this case, the ripple current is:

$$I_{CIN(RMS)} = \frac{I_{OUT}}{2}$$

A reasonable value for the input capacitor is:

$$\frac{4.7\mu F}{f_S}$$
, Chs 1 and 3  
$$\frac{10\mu F}{f_S}$$
, Ch 2

where  $f_{\mbox{\scriptsize S}}$  is the switching frequency in MHz.

Careful placement of  $C_{IN}$  is essential to get the lowest ripple and EMI.  $C_{IN}$  should be placed as close to the  $PV_{IN}$  pin as possible and on the same side of the PC board. The layer immediately below the component traces should be an unbroken ground plane. The ground side of  $C_{IN}$  should have at least 2 vias to the ground plane as close to  $C_{IN}$  as possible. This provides a high frequency return path directly under the PV<sub>IN</sub> to  $C_{IN}$  trace. This minimizes loop area of the high frequency, high current path from PV<sub>IN</sub> to  $C_{IN}$  and back to the GND exposed pad. See Figure 8, Recommended PCB Layout.

A word of caution is in order regarding the use of ceramic capacitors at the input. A ceramic input capacitor can combine with stray inductance to form a resonant tank circuit back to the supply. If power is applied quickly (for example by plugging the circuit into a live power source), this tank can ring, as much as doubling the input voltage. The solution is to either clamp the input voltage or dampen the tank circuit by adding a lossy capacitor in parallel with the ceramic capacitor. For details, see Linear Technology Application Note 88.

#### **Output Capacitor Selection**

The output capacitor performs two functions. First, it filters the inductor current to generate an output with low voltage ripple. Second, it stores energy to minimize overshoot during transient loads. Because the LT8601 operates at a high frequency, minimal output capacitance is necessary. The control loop operates well with or without the presence of output capacitor series resistance (ESR). Ceramic capacitors, which achieve very low output ripple and small circuit size, are therefore an option.

You can estimate output ripple with the following equations:

$$V_{\text{RIPPLE}} = \frac{\Delta I_{\text{L}}}{8 \bullet f_{\text{S}} \bullet C_{\text{OUT}}}$$
, for ceramic

 $V_{RIPPLE} = \Delta I_{L} \bullet ESR$ , for aluminum or tantalum.

where  $V_{RIPPLE}$  is the peak-to-peak output ripple,  $f_S$  is the switching frequency in MHz,  $\Delta I_L$  is the peak-to-peak ripple current in the inductor,  $C_{OUT}$  is the output capacitor value in  $\mu F$  and ESR is the output capacitor series resistance.

Another constraint on the output capacitor is that it must have greater energy storage than the inductor. When the load current steps from high to low, the stored energy in the inductor transfers to the output and the resulting voltage step should be small compared to the regulation voltage. For a 5% overshoot, this requirement indicates:

$$C_{OUT} \ge 10 \bullet L \bullet \left(\frac{I_{LIM}}{V_{OUT}}\right)^2$$

where  $I_{LIM}$  is the maximum switch current limit. For applications that intend to operate near minimum ontime, larger output capacitance values may be required to minimize output voltage ripple than described by the equations in this section.

The low ESR and small size of ceramic capacitors make them the preferred type for LT8601 applications. Not all ceramic capacitors are the same, however. Many of the higher value capacitors use poor dielectrics with high temperature and voltage coefficients. In particular, Y5V and Z5U types lose a large fraction of their capacitance with applied voltage and at temperature extremes. Because loop stability and transient response depend on the value of  $C_{OUT}$ , this loss may be unacceptable. It is best to use X5R (max 85°C), X7R (max 125°C), or X8R (max 150°C) types as appropriate based on operating temperature.

Electrolytic capacitors are also an option. The ESRs of most aluminum electrolytic capacitors are too large to deliver low output ripple. Tantalum, as well as newer, lower-ESR, organic electrolytic capacitors intended for power supply use are suitable. Chose a capacitor with a low enough ESR for the required output ripple. Because the volume of the capacitor determines its ESR, both the size and the value will be larger than a ceramic capacitor that would give similar ripple performance. One benefit is that the larger capacitance may give better transient response for large changes in load current. Table 3 lists several capacitor vendors.

VENDOR	SERIES	ТҮРЕ	
Murata www.murata.com		Ceramic	
TDK www.tdk.com		Ceramic	
Kemet www.kemet.com	T494, T495 T510, T520, T525, T530 A700	Ceramic Tantalum Tantalum Organic Polymer Alum. Organic Polymer	
Panasonic www.panasonic.com	SP-CAP	Ceramic Alum. Organic Polymer	
AVX www.avx.com	TPS, TES, TCH	Ceramic Tantalum	

### **BST and SW Pin Considerations**

The high voltage channels require a voltage above  $PV_{IN}$  to drive the gates of the top NFET switches. Connect an external capacitor between the BST and SW pins. An internal MOS switch connects BST to the internal INTV<sub>CC</sub> supply during the switch off-cycles. Then BST is boosted to approximately 3.3V above SW during the switch oncycles. In most cases, a 0.1µF capacitor will work well.

#### Soft-Start

The LT8601 has a soft-start pin for each high voltage channel and internal soft-start for each low voltage channel. The low voltage channel soft-start is set to 1ms.

On the high voltage channels, the feedback pin voltage is regulated to the lower of the corresponding TRKSS pin and the internal reference of 1V. A capacitor from the TRKSS pin to ground is charged by an internal  $2.4\mu$ A current source resulting in an output ramping linearly from OV to the regulated voltage. The duration of the ramp is:

$$t_{SS} = C_{TRKSS} \bullet \frac{1V}{2.4\mu A}$$

where  $t_{SS}$  is the ramping time in seconds and  $C_{TRKSS}$  is the capacitance on the TRKSS pin in F.

The TRKSS pin is pulled down through approximately  $200\Omega$  at start-up until INTV<sub>CC</sub> has reached operating voltage. It is also pulled down when an undervoltage condition is detected by either the internal lockout on PV<sub>IN</sub> or the programmable EN/UVLO pin.

The TRKSS pin can be used to allow the output of one regulator to track the output of another regulator. To achieve coincident tracking, connect a resistor divider,  $R_{TR1}$  and  $R_{TR2}$ , from the master output to ground and tie the  $R_{TR1}$ ,  $R_{TR2}$  common node to the TRKSS pin of slave regulator. To achieve ratiometric tracking, connect both TRKSS1 and TRKSS2 to a single capacitor to ground. Figure 2 shows the output waveforms for both coincident and ratiometric tracking. Note: Pulling TRKSS1 and TRKSS2 to ground does not guarantee the respective channel will never display a switching cycle.

For applications with a startup sequence that requires a PG pin be tied to a TRKSS input, a 10k or less resistor must be used as an external pull-up. The soft-start time with this configuration can be approximated by:

 $t_{SS} = 0.5 \bullet R_{PULLUP} \bullet C_{TRKSS}$ 

A more exact formula, that includes the dependence on the pull-up voltage,  $V_{\text{PULLUP}}$ , is given by:

$$t_{SS} = R_{PULLUP} \bullet C_{TRKSS} \bullet Log_e \left( \frac{V_{PULLUP}}{V_{PULLUP} - 1} \right)$$




Figure 2. Example Tracking Output Waveforms

#### **Reverse Protection**

In battery charging applications or in battery backup systems, an output will be held high by the battery when the input to the LT8601 is absent. If the V<sub>IN</sub> and PV<sub>IN</sub> pins are floated and the LT8601 is enabled, the internal circuitry will pull its quiescent current through the SW pin of the output that is held high. This is acceptable if the system can tolerate a small current (< 100µA) in this state. If the LT8601 is disabled, the SW pin current will drop to essentially zero. However, if the V<sub>IN</sub> or PV<sub>IN</sub> pin is grounded while the output is held high, an external diode is required at the V<sub>IN</sub>/PV<sub>IN</sub> pin to prevent current being pulled out of the V<sub>IN</sub>/PV<sub>IN</sub> pin. An example is shown in Figure 3. In this case, both OUT1 and OUT3 are held high by batteries. PV<sub>IN1</sub> and PVI<sub>N3</sub> must be diode protected if they are connected to external supplies.




Figure 3. Reverse Protection Diodes

#### **Burst Mode Operation**

To improve efficiency at light loads, the LT8601 automatically switches to Burst Mode operation which minimizes the switching loss and keeps the output voltage ripple small. In Burst Mode operation, most of the circuits are shut down between switch-on bursts to minimize power loss. If at least one channel remains full frequency, the oscillator remains on and all bursts are synchronized to the appropriate phase of the oscillator (Figure 4). If all three channels go into Burst Mode operation, the oscillator will also shut off between bursts with a further savings in power (Figure 5). Because the channels of the LT8601 may have different loads, channels can have different switching frequencies when in Burst Mode operation.




Figure 4. Burst Mode Operation SW Waveforms with Oscillator Running




Figure 5. Burst Mode Operation SW Waveforms with All Channels in Burst Mode Operation

### Mode Selection and Synchronization

To select low ripple Burst Mode operation, the SYNC pin should be connected to a voltage below 0.3V such as ground. To select pulse-skipping operation, connect the SYNC pin to an available voltage above 1.2V such as  $INTV_{CC}$ .

To synchronize the LT8601 to an external frequency, drive the SYNC pin with a square wave between 20% and 80% duty cycle with a high voltage above 1.2V and a low voltage below 0.3V. If the negative or positive pulse widths are less than 140ns, use a high voltage above 1.4V and a low voltage below 0.2V. The LT8601 will not enter Burst Mode operation at low output loads while synchronized to an external clock but instead will pulse skip to maintain regulation. The LT8601 may be synchronized over a 250kHz to 2.2MHz range. The R<sub>T</sub> resistor should be chosen to set the LT8601 switching frequency equal to the synchronization input. If a range of frequencies is

used, set  $R_T$  to the center of the range. For example, if the synchronization signal will be 400kHz to 600kHz, the  $R_T$  should be selected for 500kHz.

For some applications it is desirable for the LT8601 to operate in pulse-skipping mode, offering two major differences from Burst Mode operation. First, in pulse-skipping mode the clock stays awake at all times and all switching cycles are aligned to the clock. Second, full frequency switching is reached at a lower output load in pulse-skipping than Burst Mode operation. These two differences come at the expense of increased quiescent current for pulse-skipping. To enable pulse-skipping mode, the SYNC pin is tied high either to a logic output or to the INTV<sub>CC</sub> pin.

Do not leave the SYNC pin floating.

#### **Power Good Comparators**

Each channel of the LT8601 has a power good comparator that monitors their corresponding feedback voltage when the LT8601 is enabled. The threshold of power good comparator is 0.92V to 1.08V for the high voltage channels, and 736mV to 864mV for the low voltage channel. The PG outputs are open-drain and have a recommended external pull-up resistance value of 20k or less. An appropriate pull-up resistance value will take into consideration the specific application configuration and the leakage current of the PG pin.

#### Power-On Reset Timer

The power-on reset timer circuit provides a programmable reset timer. The POREN pin is the enable for the reset timer and includes a  $1\mu$ A (typical) internal pull-up. Once enabled, the reset timer begins an internal clock counter that terminates after 64 cycles. Upon counter termination, the RST open-drain output releases allowing the pin to transition high. The RST output includes a weak,  $100k\Omega$ , internal pull-up resistor to approximately 2V.

The power-on reset timeout period,  $t_{\overline{RST}}$ , can be programmed by connecting a capacitor,  $C_{POR}$ , between the CPOR pin and ground. The value of  $t_{\overline{RST}}$  is calculated by:

 $t_{\overline{RST}} = 35.2 \bullet C_{POR}$ 




Figure 6. Power-On Reset Timing

where  $C_{POR}$  is in pF and  $t_{\overline{RST}}$  is in microseconds. For example, using a capacitor value of 8.2nF gives a 289ms reset timeout period. The accuracy of  $t_{\overline{RST}}$  will be determined by several factors including the accuracy and temperature coefficient of the capacitor CPOR, parasitic capacitance on the CPOR pin and board trace, and system noise. It is not recommended to use capacitor values greater than 10nF for best accuracy. Figure 6 shows the power-on reset timing.

#### Sequencing

The LT8601 provides great flexibility in sequencing the 3 channels and the power-on reset timer. Each channel has a power good output (PG1 to PG3) and a controlling input (TRKSS1, TRKSS2 and RUN3). The POR has a control input (POREN) and a reset output (RST). All 4 outputs (PG1-PG3, RST) are open-drain, and all 4 inputs (TRKSS1/2, RUN3, POREN) have internal pull-up currents to reduce external component counts when not driven by a PG pin. The soft-start function on the TRKSS pins will




Figure 7. Sequencing the Outputs and POR

work when using sequencing; simply connect the capacitor to the TRKSS pin as usual, connect an external pullup resistor of value 10k or less, and use the desired PG output to short the cap. A sequencing example is shown in Figure 7.

In this example, channel 1 starts first, and soft-starts according to the cap on TRKSS1. Once OUT1 has reached regulation, channel 2 soft-starts. When OUT2 is good, channel 3 starts up. When OUT3 is in regulation, then the POR timer is started. One caution when connecting RUN pins to TRKSS pins: the TRKSS channel will start ramping immediately, but the RUN channel will not start until the voltage reaches the RUN threshold.

The EN/UVLO has two thresholds enabling three regions of operation. When EN/UVLO is below the shutdown threshold, the LT8601 is in low power shutdown and draws less than 1µA from  $V_{IN}$ . The shutdown threshold is typically between 0.4V and 1.1V. When the EN/UVLO is above the shutdown threshold but below the undervoltage threshold, the internal bias circuitry starts but the regulators' output switches are disabled. The input current in this region typically ranges between 1µA and 400µA depending on several factors including the mode selected and the voltage at  $V_{IN}$ . When the EN/UVLO is above the undervoltage threshold, normal operation is active.

#### **PCB** Layout

For proper operation and minimum EMI, care must be taken during printed circuit board layout. Figure 8 shows the recommended component placement with trace, ground plane and via locations. Note that large, switched currents flow in the LT8601's  $PV_{IN}$  pins, GND pins, and the input capacitors. The loop formed by the input capacitor should be as small as possible by placing the capacitor close to the  $PV_{IN}$  pin and the adjacent GND pin. When using a physically large input capacitor, the resulting loop

may become too large in which case using a small case/ value capacitor placed close to the  $PV_{IN}$  and GND pins plus a larger capacitor further away is preferred. These components, along with the inductor and output capacitor. should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer. The SW and BOOST nodes should be as small as possible. Finally, keep the FB and  $R_T$  nodes small so that the ground traces will shield them from the SW and BOOST nodes. The exposed pad on the bottom of the package must be soldered to around to provide a good electrical connection as well as a good thermal connection so that the PCB can act as a heat sink. To keep thermal resistance low, extend the ground plane as much as possible, and add thermal vias under and near the LT8601 to additional ground planes within the circuit board and on the bottom side.




Figure 8. Recommended PCB Layout

#### Thermal Considerations

Care should be taken in the layout of the PCB to ensure good heat sinking of the LT8601. The exposed pad on the bottom of the package must be soldered to a ground plane. This ground should be tied to large copper layers below with thermal vias; these layers will spread heat dissipated by the LT8601. Recommended layer use for a 4-layer board is:

**Layer 1 (Components):** use 2oz copper; unbroken high frequency/high current routing ( $C_{IN}$  loop, SW node, BST node, inductor,  $C_{OUT}$ ), high current DC routing, ground plane on remainder

Layer 2 (Internal): Unbroken ground plane

Layer 3 (Internal): Signal routing, ground plane on remainder

**Layer 4 (Bottom):** Use 2oz copper; high current DC routing ( $V_{IN}$ ,  $V_{OUT}$ ), ground plane on remainder

Placing additional vias can reduce thermal resistance further. Many small thermal vias are better than a few large ones. Following these PCB design guidelines can reduce  $\theta_{JA}$  to 22°C/W.

Power dissipation within the LT8601 can be estimated by adding the power dissipated in each channel. Calculate each channel's power loss from an efficiency measurement and subtract the inductor loss. The die temperature is calculated by multiplying the total LT8601 power dissipation by the thermal resistance from junction to ambient  $\theta_{JA}$ , and adding the ambient temperature. The maximum load current should be derated as the die temperature approaches the maximum junction rating. The LT8601 will stop switching if the internal temperature rises too high. This thermal protection is above the maximum operating temperature and is intended as a failsafe only.

Even with the best thermal practices, the LT8601 must be derated at high ambient temperature. The thermal derating curves in Figure 9 show the front page application (Ch1: 5V, Ch2: 3.3V, Ch3: 1.8V). The PCB layout is as described above and the  $\theta_{JA}$  is 22°C/W. The output currents are decreased uniformly as a percentage of maximum. Although derating is application dependent, this set of curves is representative of typical applications with a range of frequencies and input voltages.





Figure 9. Thermal Derating


# TYPICAL APPLICATIONS




**Details of Front Page Application** 

THE VALUES SHOWN ARE FOR 2MHz OPERATION. FOR 1MHz OPERATION, MAKE THE FOLLOWING CHANGES: L1 =  $6.2\mu$ H, CFF1 = 4.7pF, L2 =  $2.7\mu$ H, L3 =  $2.2\mu$ H, R9 = 60.4k.


AT 1MHz OPERATION, THE INPUT VOLTAGE RANGE IS 6V TO 42V.



### TYPICAL APPLICATIONS




Automotive Input Steps Down to 5V, 3.3V, 1.8V




Start-Up Sequence

# PACKAGE DESCRIPTION



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



**UJ Package** 40-Lead Plastic QFN (6mm × 6mm)

NOTE:

1. DRAWING IS A JEDEC PACKAGE OUTLINE VARIATION OF (WJJD-2)

2. DRAWING NOT TO SCALE

3. ALL DIMENSIONS ARE IN MILLIMETERS

4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT

5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

BOTTOM VIEW-EXPOSED PAD

# **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	06/17	Clarified Resitor Value for 2MHz Switching.	3
		Clarified Channels 1, 2, 3 Feedback Voltage Limits.	3, 4
		Clarified RUN3 Threshold Upper Limits.	4
		Clarified RST Pull-Up Current.	4
		Clarified R <sub>T</sub> Value on Bottom Graphs.	8
		Clarified Conditions for EMI Performance Graphs.	9
		Clarified INTV <sub>CC</sub> (Pin 28) Description.	10
		Clarified BST and SW Pin Considerations Paragraph.	16
		Clarified Mode Selection and Synchronization Paragraph.	18
		Clarified Values in Power-On Reset Timer Paragraph.	19
		Clarified Sequencing Paragraph.	20
В	01/21	Add AEC-Q100 qualified statement.	1
		Add J-Grade to Order Information table.	2
		Add J-Grade spec to Electrical Characteristics table. Clarified Note 2 J-Grade.	3, 4
		Clarified Input/Output Capacitor Selection for J-Grade.	15, 16
		Add Thermal Derating Graph for J-Grade.	21

