LTC2344-18



Quad, 18-Bit, 400ksps/ch Differential SoftSpan ADC with Wide Input Common Mode Range DESCRIPTION

FEATURES

- 400ksps per Channel Throughput
- **Four Simultaneous Sampling Channels**
- ±4LSB INL (Maximum, ±4.096V Range)
- **Guaranteed 18-Bit, No Missing Codes**
- Differential, Wide Common Mode Range Inputs
- Per-Channel SoftSpan Input Ranges: ±4.096V, 0V to 4.096V, ±2.048V, 0V to 2.048V ±5V. 0V to 5V. ±2.5V. 0V to 2.5V
- 95dB Single-Conversion SNR (Typical)
- -114dB THD (Typical) at f_{IN} = 2kHz
- 102dB CMRR (Typical) at $f_{IN} = 200Hz$
- **Rail-to-Rail Input Overdrive Tolerance**
- Guaranteed Operation to 125°C
- Integrated Reference and Buffer (4.096V)
- SPI CMOS (1.8V to 5V) and LVDS Serial I/O
- Internal Conversion Clock, No Cycle Latency
- 81mW Power Dissipation (Typical)
- 32-Lead (5mm × 5mm) QFN Package

APPLICATIONS


- Programmable Logic Controllers
- Industrial Process Control
- Medical Imaging
- High Speed Data Acquisition

The LTC[®]2344-18 is an 18-bit, low noise 4-channel simultaneous sampling successive approximation register (SAR) ADC with differential, wide common mode range inputs. Operating from a 5V supply and using the internal reference and buffer, each channel of this SoftSpan[™] ADC can be independently configured on a conversion-by-conversion basis to accept ±4.096V. 0V to 4.096V, ±2.048V, or 0V to 2.048V signals. Individual channels may also be disabled to increase throughput on the remaining channels.

The wide input common mode range and 102dB CMRR of the LTC2344-18 analog inputs allow the ADC to directly digitize a variety of signals, simplifying signal chain design. This input signal flexibility, combined with ±4LSB INL, no missing codes at 18 bits, and 95dB SNR, makes the LTC2344-18 an ideal choice for many applications requiring wide dynamic range.

The LTC2344-18 supports pin-selectable SPI CMOS (1.8V to 5V) and LVDS serial interfaces. Between one and four lanes of data output may be employed in CMOS mode, allowing the user to optimize bus width and throughput.

LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and SoftSpan is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 7705765, 7961132, 8319673, 9197235






ABSOLUTE MAXIMUM RATINGS

(Notes	1,	2)
--------	----	----

Supply Voltage (V _{DD})
Internal Regulated Supply Bypass (V _{DDLBYP}) (Note 3)
Analog Input Voltage
INO ⁺ to IN3 ⁺ ,
INO ⁻ to IN3 ⁻ (Note 4) –0.3V to (V _{DD} + 0.3V)
REFIN
REFBUF, CNV (Note 4) –0.3V to (V _{DD} + 0.3V)
Digital Input Voltage (Note 4) $-0.3V$ to ($OV_{DD} + 0.3V$)
Digital Output Voltage (Note 4) $\dots -0.3V$ to (OV _{DD} + 0.3V)
Power Dissipation 500mW
Operating Temperature Range
LTC2344C
LTC2344I–40°C to 85°C
LTC2344H40°C to 125°C
Storage Temperature Range65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION http://www.linear.com/product/LTC2344-18#orderinfo

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2344CUH-18#PBF	LTC2344CUH-18#TRPBF	234418	32-Lead (5mm × 5mm) Plastic QFN	0°C to 70°C
LTC2344IUH-18#PBF	LTC2344IUH-18#TRPBF	234418	32-Lead (5mm × 5mm) Plastic QFN	-40°C to 85°C
LTC2344HUH-18#PBF	LTC2344HUH-18#TRPBF	234418	32-Lead (5mm × 5mm) Plastic QFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.



234418f

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP MAX	UNITS
V _{IN} +	Absolute Input Range (IN0 ⁺ to IN3 ⁺)	(Note 6)	•	0	V _{DD}	V
V _{IN} -	Absolute Input Range (INO ⁻ to IN3 ⁻)	(Note 6)	•	0	V _{DD}	V
$\overline{V_{IN} + - V_{IN} - }$	Input Differential Voltage Range	SoftSpan 7: $\pm V_{REFBUF}$ Range (Note 6) SoftSpan 6: $\pm V_{REFBUF}/1.024$ Range (Note 6) SoftSpan 5: 0V to V_{REFBUF} Range (Note 6) SoftSpan 4: 0V to $V_{REFBUF}/1.024$ Range (Note 6) SoftSpan 3: $\pm 0.5 \bullet V_{REFBUF}$ Range (Note 6) SoftSpan 2: $\pm 0.5 \bullet V_{REFBUF}/1.024$ Range (Note 6) SoftSpan 1: 0V to 0.5 $\bullet V_{REFBUF}$ Range (Note 6)		$\begin{array}{c} - V_{\text{REFBUF}} \\ - V_{\text{REFBUF}} / 1.024 \\ 0 \\ 0 \\ - 0.5 \bullet V_{\text{REFBUF}} \\ - 0.5 \bullet V_{\text{REFBUF}} / 1.024 \\ 0 \end{array}$	V _{REFBUF} V _{REFBUF} /1.024 V _{REFBUF} /1.024 0.5 • V _{REFBUF} /1.024 0.5 • V _{REFBUF} /1.024 0.5 • V _{REFBUF} /1.024	V V V V V V V V
V _{CM}	Input Common Mode Voltage Range	(Note 6)	•	0	V _{DD}	V
V_{IN} + – V_{IN} –	Input Differential Overdrive Tolerance	(Note 7)	•	-V _{DD}	V _{DD}	V
I _{IN}	Analog Input Leakage Current		•	-1	1	μA
C _{IN}	Analog Input Capacitance	Sample Mode Hold Mode			90 10	pF pF
CMRR	Input Common Mode Rejection Ratio	V_{IN} + = V_{IN} - = 3.6 V_{P-P} 200Hz Sine	•	88	102	dB
VIHCNV	CNV High Level Input Voltage		•	1.3		V
VILCNV	CNV Low Level Input Voltage		•		0.5	V
IINCNV	CNV Input Current	$V_{IN} = 0V \text{ to } V_{DD}$	•	-10	10	μA

CONVERTER CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 8)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
	Resolution		18			Bits
	No Missing Codes		18			Bits
	Transition Noise	SoftSpans 7 and 6: ±4.096V and ±4V Ranges SoftSpans 5 and 4: 0V to 4.096V and 0V to 4V Ranges SoftSpans 3 and 2: ±2.048V and ±2V Ranges SoftSpan 1: 0V to 2.048V Range		1.6 3.2 3.2 6.3		LSB _{RMS} LSB _{RMS} LSB _{RMS} LSB _{RMS}
INL	Integral Linearity Error	(Note 9)	-4	±1.5	4	LSB
DNL	Differential Linearity Error	(Note 10)	-0.9	±0.5	0.9	LSB
ZSE	Zero-Scale Error	(Note 11)	-570	±50	570	μV
	Zero-Scale Error Drift			±2		μV/°C
FSE	Full-Scale Error	V _{REFBUF} = 4.096V (REFBUF Overdriven) (Note 11)	-0.13	±0.025	0.13	%FS
	Full-Scale Error Drift			±2.5		ppm/°C



DYNAMIC ACCURACY The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}$ C. $A_{IN} = -1$ dBFS. (Notes 8, 12)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
SINAD	Signal-to-(Noise + Distortion) Ratio	SoftSpans 7 and 6: \pm 4.096V and \pm 4V Ranges, f _{IN} = 2kHz SoftSpans 5 and 4: 0V to 4.096V and 0V to 4V Ranges, f _{IN} = 2kHz SoftSpans 3 and 2: \pm 2.048V and \pm 2V Ranges, f _{IN} = 2kHz SoftSpan 1: 0V to 2.048V Range, f _{IN} = 2kHz	•	91.0 85.0 85.1 79.3	95.0 89.1 89.1 83.3		dB dB dB dB
SNR	Signal-to-Noise Ratio	SoftSpans 7 and 6: \pm 4.096V and \pm 4V Ranges, f _{IN} = 2kHz SoftSpans 5 and 4: 0V to 4.096V and 0V to 4V Ranges, f _{IN} = 2kHz SoftSpans 3 and 2: \pm 2.048V and \pm 2V Ranges, f _{IN} = 2kHz SoftSpan 1: 0V to 2.048V Range, f _{IN} = 2kHz	• • •	91.1 85.2 85.1 79.3	95.0 89.1 89.1 83.3		dB dB dB dB
THD	Total Harmonic Distortion	SoftSpans 7 and 6: \pm 4.096V and \pm 4V Ranges, f _{IN} = 2kHz SoftSpans 5 and 4: 0V to 4.096V and 0V to 4V Ranges, f _{IN} = 2kHz SoftSpans 3 and 2: \pm 2.048V and \pm 2V Ranges, f _{IN} = 2kHz SoftSpan 1: 0V to 2.048V Range, f _{IN} = 2kHz	• • •		-114 -111 -110 -109	99 95 95 95	dB dB dB dB
SFDR	Spurious Free Dynamic Range	SoftSpans 7 and 6: \pm 4.096V and \pm 4V Ranges, f _{IN} = 2kHz SoftSpans 5 and 4: 0V to 4.096V and 0V to 4V Ranges, f _{IN} = 2kHz SoftSpans 3 and 2: \pm 2.048 and \pm 2V Ranges, f _{IN} = 2kHz SoftSpan 1: 0V to 2.048V Range, f _{IN} = 2kHz	• • •	99 95 95 95	115 112 111 110		dB dB dB dB
	Channel-to-Channel Crosstalk	One Channel Converting $3.6V_{P-P}$ 200Hz Sine in $\pm 2.048V$ Range, Crosstalk to All Other Channels			-109		dB
	–3dB Input Bandwidth				22		MHz
	Aperture Delay				1		ns
	Aperture Delay Matching				150		ps
	Aperture Jitter				3		ps _{RMS}
	Transient Response	Full-Scale Step, 0.005% Settling			210		ns

INTERNAL REFERENCE CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 8)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{REFIN}	Internal Reference Output Voltage			2.043	2.048	2.053	V
	Internal Reference Temperature Coefficient	(Note 13)	•		5	20	ppm/°C
	Internal Reference Line Regulation	V _{DD} = 4.75V to 5.25V			0.1		mV/V
	Internal Reference Output Impedance				20		kΩ
V _{REFIN}	REFIN Voltage Range	REFIN Overdriven (Note 6)		1.25		2.2	V



234418f

The • denotes the specifications which apply over the full

REFERENCE BUFFER CHARACTERISTICS

operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 8)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{REFBUF}	Reference Buffer Output Voltage	REFIN Overdriven, V _{REFIN} = 2.048V	•	4.091	4.096	4.101	V
	REFBUF Voltage Range	REFBUF Overdriven (Notes 6, 14)	•	2.5		5	V
	REFBUF Input Impedance	V _{REFIN} = 0V, Buffer Disabled			13		kΩ
I _{REFBUF}	REFBUF Load Current	V _{REFBUF} = 5V, 4 Channels Enabled (Notes 14, 15) V _{REFBUF} = 5V, Acquisition Mode (Note 14)	•		1.5 0.39	1.9	mA mA

DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 8)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
CMOS Dig	ital Inputs and Outputs						
VIH	High Level Input Voltage		•	0.8 • OV _{DD}			V
V _{IL}	Low Level Input Voltage		•			0.2 • OV _{DD}	V
I _{IN}	Digital Input Current	$V_{IN} = 0V \text{ to } 0V_{DD}$	•	-10		10	μA
CIN	Digital Input Capacitance				5		pF
V _{OH}	High Level Output Voltage	I _{OUT} = -500μA	•	0V _{DD} - 0.2			V
V _{OL}	Low Level Output Voltage	I _{OUT} = 500μA	•			0.2	V
I _{OZ}	Hi-Z Output Leakage Current	V _{OUT} = 0V to OV _{DD}	•	-10		10	μA
ISOURCE	Output Source Current	V _{OUT} = 0V			-50		mA
I _{SINK}	Output Sink Current	$V_{OUT} = OV_{DD}$			50		mA
LVDS Digit	al Inputs and Outputs						
V _{ID}	Differential Input Voltage		•	200	350	600	mV
R _{ID}	On-Chip Input Termination Resistance	$\frac{\overline{CS}}{\overline{CS}} = 0V, V_{ICM} = 1.2V$ $\overline{CS} = 0V_{DD}$	•	80	106 10	130	Ω ΜΩ
VICM	Common-Mode Input Voltage		•	0.3	1.2	2.2	V
IICM	Common-Mode Input Current	V_{IN} + = V_{IN} - = 0V to OV_{DD}	•	-10		10	μA
V _{OD}	Differential Output Voltage	$R_L = 100\Omega$ Differential Termination	•	275	350	425	mV
V _{OCM}	Common-Mode Output Voltage	$R_L = 100\Omega$ Differential Termination	•	1.1	1.2	1.3	V
I _{OZ}	Hi-Z Output Leakage Current	$V_{OUT} = 0V \text{ to } 0V_{DD}$	•	-10		10	μA



POWER REQUIREMENTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 8)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
CMOS I/O	Mode						
V _{DD}	Supply Voltage			4.75	5.00	5.25	V
OV _{DD}	Supply Voltage			1.71		5.25	V
I _{VDD}	Supply Current	400ksps Sample Rate, 4 Channels Enabled 400ksps Sample Rate, 4 Channels Enabled, V _{REFBUF} = 5V (Note 14) Acquisition Mode Power Down Mode (C-Grade and I-Grade) Power Down Mode (H-Grade)	• • •		15.1 13.5 1.2 65 65	17.6 16.0 2.0 225 500	mA mA mA μA
I _{OVDD}	Supply Current	400ksps Sample Rate, 4 Channels Enabled (C_L = 25pF) Acquisition Mode Power Down Mode	•••		2.0 1 1	3.0 20 20	mA μA μA
P _D	Power Dissipation	400ksps Sample Rate, 4 Channels Enabled Acquisition Mode Power Down Mode (C-Grade and I-Grade) Power Down Mode (H-Grade)	• • •		81 6.0 0.33 0.33	96 10 1.2 2.6	mW mW mW mW
LVDS I/O	Mode						
V _{DD}	Supply Voltage			4.75	5.00	5.25	V
OV _{DD}	Supply Voltage			2.375		5.25	V
I _{VDD}	Supply Current	400ksps Sample Rate, 4 Channels Enabled 400ksps Sample Rate, 4 Channels Enabled, V _{REFBUF} = 5V (Note 14) Acquisition Mode Power Down Mode (C-Grade and I-Grade) Power Down Mode (H-Grade)	• • •		17.4 15.7 2.8 65 65	20.5 18.1 3.8 225 500	mA mA mA μA
I _{OVDD}	Supply Current	400ksps Sample Rate, 4 Channels Enabled ($R_L = 100\Omega$) Acquisition Mode ($R_L = 100\Omega$) Power Down Mode	•		7.4 7 1	9.1 8.2 20	mA mA μA
P _D	Power Dissipation	400ksps Sample Rate, 4 Channels Enabled Acquisition Mode Power Down Mode (C-Grade and I-Grade) Power Down Mode (H-Grade)	• • •		106 32 0.33 0.33	126 40 1.2 2.6	mW mW mW mW

ADC TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 8)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
f _{SMPL}	Maximum Sampling Frequency	4 Channels Enabled 3 Channels Enabled 2 Channels Enabled 1 Channel Enabled	• • •			400 500 666 1000	ksps ksps ksps ksps
t _{CYC}	Time Between Conversions	4 Channels Enabled, f _{SMPL} = 400ksps 3 Channels Enabled, f _{SMPL} = 500ksps 2 Channels Enabled, f _{SMPL} = 666ksps 1 Channel Enabled, f _{SMPL} = 1000ksps	• • •	2500 2000 1500 1000			ns ns ns ns

234418f



MAX

UNITS

TYP

ADC TIMING CHARACTERISTICS The • denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at $I_A = 25^{\circ}C$. (Note 8)								
SYMBOL	PARAMETER	CONDITIONS		MIN				
t _{CONV}	Conversion Time	N Channels Enabled, $1 \le N \le 4$	•	425 • N –				
t _{ACQ}	Acquisition Time	4 Channels Enabled, f _{SMPL} = 400ksps	٠	390				

01111202	r / u / une / ent	Comprision				in by	0
t _{CONV}	Conversion Time	N Channels Enabled, $1 \le N \le 4$	•	425 • N20	475 • N –20	525 • N20	ns
t _{ACQ}	Acquisition Time $(t_{ACQ} = t_{CYC} - t_{CONV} - t_{BUSYLH})$	4 Channels Enabled, f _{SMPL} = 400ksps 3 Channels Enabled, f _{SMPL} = 500ksps 2 Channels Enabled, f _{SMPL} = 666ksps 1 Channel Enabled, f _{SMPL} = 1000ksps	• • •	390 415 440 465	600 575 550 525		ns ns ns ns
t _{CNVH}	CNV High Time			40			ns
t _{CNVL}	CNV Low Time			390			ns
t _{BUSYLH}	CNV↑ to BUSY Delay	$C_L = 25 pF$	•			30	ns
t _{QUIET}	Digital I/O Quiet Time from CNV↑		•	20			ns
t _{PDH}	PD High Time		•	40			ns
t _{PDL}	PD Low Time		•	40			ns
t _{WAKE}	REFBUF Wake-Up Time	$C_{REFBUF} = 47 \mu F, C_{REFIN} = 0.1 \mu F$			200		ms
CMOS I/O N	lode						
t _{SCKI}	SCKI Period	(Notes 16, 17)		10			ns
t _{SCKIH}	SCKI High Time		•	4			ns
t _{SCKIL}	SCKI Low Time			4			ns
t _{SSDISCKI}	SDI Setup Time from SCKI↑	(Note 16)	•	2			ns
t _{HSDISCKI}	SDI Hold Time from SCKI↑	(Note 16)		1			ns
t _{DSDOSCKI}	SDO Data Valid Delay from SCKI↑	C _L = 25pF (Note 16)				7.5	ns
t _{HSDOSCKI}	SDO Remains Valid Delay from SCKI \uparrow	C _L = 25pF (Note 16)	•	1.5			ns
t _{SKEW}	SDO to SCKO Skew	(Note 16)		-1	0	1	ns
t _{DSDOBUSYL}	SDO Data Valid Delay from ${\sf BUSY} \downarrow$	C _L = 25pF (Note 16)		0			ns
t _{EN}	Bus Enable Time After $\overline{\texttt{CS}} \downarrow$	(Note 16)	•			15	ns
t _{DIS}	Bus Relinquish Time After CS↑	(Note 16)	•			15	ns
LVDS I/O Mo	ode						<u>.</u>
t _{SCKI}	SCKI Period	(Note 18)	•	4			ns
t _{SCKIH}	SCKI High Time	(Note 18)	•	1.5			ns
t _{SCKIL}	SCKI Low Time	(Note 18)		1.5			ns
t _{SSDISCKI}	SDI Setup Time from SCKI	(Notes 10, 18)		1.2			ns
t _{HSDISCKI}	SDI Hold Time from SCKI	(Notes 10, 18)		-0.2			ns
t _{DSDOSCKI}	SDO Data Valid Delay from SCKI	(Notes 10, 18)				6	ns
t _{HSDOSCKI}	SDO Remains Valid Delay from SCKI	(Notes 10, 18)	•	1			ns
t _{SKEW}	SDO to SCKO Skew	(Note 10)		-0.4	0	0.4	ns
t _{dsdobusyl}	SDO Data Valid Delay from BUSY \downarrow	(Note 10)	•	0			ns
t _{EN}	Bus Enable Time After $\overline{\text{CS}}\downarrow$					50	ns
t _{DIS}	Bus Relinquish Time After CS↑					15	ns

ADC TIMING CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to ground.

Note 3: V_{DDLBYP} is the output of an internal voltage regulator, and should only be connected to a 2.2µF ceramic capacitor to bypass the pin to GND, as described in the Pin Functions section. Do not connect this pin to any external circuitry.

Note 4: When these pin voltages are taken below ground or above V_{DD} or OV_{DD} , they will be clamped by internal diodes. This product can handle currents of up to 100mA below ground or above V_{DD} or OV_{DD} without latch-up.

Note 5: V_{DD} = 5V unless otherwise specified.

Note 6: Recommended operating conditions.

Note 7: Exceeding these limits on any channel may corrupt conversion results on other channels. Refer to Absolute Maximum Ratings section for pin voltage limits related to device reliability.

Note 8: $V_{DD} = 5V$, $OV_{DD} = 2.5V$, $f_{SMPL} = 400$ ksps, internal reference and buffer, fully differential input signal drive in SoftSpan ranges 7 and 6, bipolar input signal drive in SoftSpan ranges 3 and 2, unipolar input signal drive in SoftSpan ranges 5, 4 and 1, unless otherwise specified.

Note 9: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 10: Guaranteed by design, not subject to test.

Note 12: All specifications in dB are referred to a full-scale input in the relevant SoftSpan input range, except for crosstalk, which is referred to the crosstalk injection signal amplitude.

Note 13: Temperature coefficient is calculated by dividing the maximum change in output voltage by the specified temperature range.


Note 14: When REFBUF is overdriven, the internal reference buffer must be disabled by setting REFIN = 0V.

Note 15: $\mathsf{I}_{\mathsf{REFBUF}}$ varies proportionally with sample rate and the number of active channels.

Note 16: Parameter tested and guaranteed at $OV_{DD} = 1.71V$, $OV_{DD} = 2.5V$, and $OV_{DD} = 5.25V$.

Note 17: A t_{SCKI} period of 10ns minimum allows a shift clock frequency of up to 100MHz for rising edge capture.

Note 18: V_{ICM} = 1.2V, V_{ID} = 350mV for LVDS differential input pairs.



LVDS Timings (Differential)





Figure 1. Voltage Levels for Timing Specifications



2344181

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{DD} = 5V$, $0V_{DD} = 2.5V$, Internal Reference and Buffer ($V_{REFBUF} = 4.096V$), $f_{SMPL} = 400ksps$, unless otherwise noted.



234418f


234418 G09



234418 G08


234418 G07

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{DD} = 5V$, $0V_{DD} = 2.5V$, Internal Reference and Buffer ($V_{REFBUF} = 4.096V$), $f_{SMPL} = 400ksps$, unless otherwise noted.





TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25$ °C, $V_{DD} = 5V$, $0V_{DD} = 2.5V$, Internal Reference and Buffer ($V_{REFBUF} = 4.096V$), $f_{SMPL} = 400ksps$, unless otherwise noted.



-55 -35 -15

5 25 45 65 85

TEMPERATURE (°C)

-6

-8

-10

lovdd

TEMPERATURE (°C)

5 25 45 65 85 0.1

0.01

-55 -35 -15

5 25 45 65 85

TEMPERATURE (°C)

105 125

234418 G26

2

0

-2

-4

-55 -35 -15

105 125


234418 G25

lovdd

105 125

234418 G27

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{DD} = 5V$, $0V_{DD} = 2.5V$, Internal Reference and Buffer ($V_{REFBUF} = 4.096V$), $f_{SMPL} = 400ksps$, unless otherwise noted.





PIN FUNCTIONS

Pins that are the Same for All Digital I/O Modes

IN0⁺/IN0⁻ to IN3⁺/IN3⁻ (Pins 8/7, 6/5, 4/3, and 2/1): Positive and Negative Analog Inputs, Channels 0 to 3. The converter simultaneously samples and digitizes ($V_{IN+} - V_{IN-}$) for all channels. Wide input common mode range ($0V \le V_{CM} \le V_{DD}$) and high common mode rejection allow the inputs to accept a wide variety of signal swings. Full-scale input range is determined by the channel's SoftSpan configuration.

GND (Pins 9, 11, 20, 29, 31, 32, 33): Ground. Solder all GND pins to a solid ground plane.

REFIN (Pin 10): Bandgap Reference Output/Reference Buffer Input. An internal bandgap reference nominally outputs 2.048V on this pin. An internal reference buffer amplifies V_{REFIN} to create the converter master reference voltage $V_{REFBUF} = 2 \cdot V_{REFIN}$ on the REFBUF pin. When using the internal reference, bypass REFIN to GND (Pin 11) close to the pin with a 0.1µF ceramic capacitor to filter the bandgap output noise. If more accuracy is desired, overdrive REFIN with an external reference in the range of 1.25V to 2.2V.

REFBUF (Pin 12): Internal Reference Buffer Output. An internal reference buffer amplifies V_{REFIN} to create the converter master reference voltage $V_{REFBUF} = 2 \cdot V_{REFIN}$ on this pin, nominally 4.096V when using the internal bandgap reference. Bypass REFBUF to GND (Pin 11) close to the pin with a 47µF ceramic capacitor. The internal reference buffer may be disabled by grounding its input at REFIN. With the buffer disabled, overdrive REFBUF with an external reference voltage in the range of 2.5V to 5V. When using the internal reference buffer, limit the loading of any external circuitry connected to REFBUF to less than 10µA. Using a high input impedance amplifier to buffer V_{REFBUF} to any external circuits is recommended.

PD (Pin 13): Power Down Input. When this pin is brought high, the LTC2344-18 is powered down and subsequent conversion requests are ignored. If this occurs during a conversion, the device powers down once the conversion completes. If this pin is brought high twice without an intervening conversion, an internal global reset is initiated, equivalent to a power-on-reset event. Logic levels are determined by OV_{DD} .

LVDS/ $\overline{\text{CMOS}}$ (Pin 14): I/O Mode Select. Tie this pin to OV_{DD} to select LVDS I/O mode, or to ground to select CMOS I/O mode. Logic levels are determined by OV_{DD}.

CNV (Pin 15): Conversion Start Input. A rising edge on this pin puts the internal sample-and-holds into the hold mode and initiates a new conversion. CNV is not gated by \overline{CS} , allowing conversions to be initiated independent of the state of the serial I/O bus.

BUSY (Pin 26): Busy Output. The BUSY signal indicates that a conversion is in progress. This pin transitions low-to-high at the start of each conversion and stays high until the conversion is complete. Logic levels are determined by OV_{DD}.

 V_{DDLBYP} (Pin 28): Internal 2.5V Regulator Bypass Pin. The voltage on this pin is generated via an internal regulator operating off of V_{DD}. This pin must be bypassed to GND close to the pin with a 2.2µF ceramic capacitor. Do not connect this pin to any external circuitry.

 V_{DD} (Pin 30): 5V Power Supply. The range of V_{DD} is 4.75V to 5.25V. This pin must be bypassed to GND close to the pin with a 0.1µF ceramic capacitor.



PIN FUNCTIONS

CMOS I/O Mode

SDI⁺ (Pin 16): LVDS Positive Serial Data Input. In CMOS I/O mode, this pin is Hi-Z.

SDO0 to SDO3 (Pins 17, 18, 23, 24): CMOS Serial Data Outputs, Channels 0 to 3. The most recent conversion result along with channel configuration information is clocked out onto the SDO pins on each rising edge of SCKI. Output data formatting is described in the Digital Interface section. Leave unused SDO outputs unconnected. Logic levels are determined by OV_{DD}.

SCKI (Pin 19): CMOS Serial Clock Input. Drive SCKI with the serial I/O clock. SCKI rising edges latch serial data in on SDI and clock serial data out on SDO0 to SDO3. For standard SPI bus operation, capture output data at the receiver on rising edges of SCKI. SCKI is allowed to idle either high or low. Logic levels are determined by OV_{DD}.

 OV_{DD} (Pin 21): I/O Interface Power Supply. In CMOS I/O mode, the range of OV_{DD} is 1.71V to 5.25V. Bypass OV_{DD} to GND (Pin 20) close to the pin with a 0.1µF ceramic capacitor.

SCKO (Pin 22): CMOS Serial Clock Output. SCKI rising edges trigger transitions on SCKO that are skew-matched to the serial output data streams on SDO0 to SDO3. The resulting SCKO frequency is half that of SCKI. Rising and falling edges of SCKO may be used to capture SDO data at the receiver (FPGA) in double data rate (DDR) fashion. For standard SPI bus operation, SCKO is not used and should be left unconnected. SCKO is forced low at the falling edge of BUSY. Logic levels are determined by OV_{DD}.

SDI (Pin 25): CMOS Serial Data Input. Drive this pin with the desired 12-bit SoftSpan configuration word (see Table 1a), latched on the rising edges of SCKI. If all channels will be configured to operate only in SoftSpan 7, tie SDI to OV_{DD}. Logic levels are determined by OV_{DD}.

CS (Pin 27): Chip Select Input. The serial data I/O bus is enabled when \overline{CS} is low and is disabled and Hi-Z when \overline{CS} is high. \overline{CS} also gates the external shift clock, SCKI. Logic levels are determined by OV_{DD} .

LVDS I/O Mode

SDI⁺/SDI⁻ (Pins 16, 17): LVDS Positive and Negative Serial Data Input. Differentially drive SDI⁺/SDI⁻ with the desired 12-bit SoftSpan configuration word (see Table 1a), latched on both the rising and falling edges of SCKI⁺/SCKI⁻. The SDI⁺/SDI⁻ input pair is internally terminated with a 100 Ω differential resistor when $\overline{CS} = 0$.

SCKI⁺/SCKI⁻ (Pins 18, 19): LVDS Positive and Negative Serial Clock Input. Differentially drive SCKI⁺/SCKI⁻ with the serial I/O clock. SCKI⁺/SCKI⁻ rising and falling edges latch serial data in on SDI⁺/SDI⁻ and clock serial data out on SDO⁺/SDO⁻. Idle SCKI⁺/SCKI⁻ low, including when transitioning \overline{CS} . The SCKI⁺/SCKI⁻ input pair is internally terminated with a 100 Ω differential resistor when $\overline{CS} = 0$.

 OV_{DD} (Pin 21): I/O Interface Power Supply. In LVDS I/O mode, the range of OV_{DD} is 2.375V to 5.25V. Bypass OV_{DD} to GND (Pin 20) close to the pin with a 0.1µF ceramic capacitor.

SCKO⁺/SCKO⁻ (Pins 22, 23): LVDS Positive and Negative Serial Clock Output. SCKO⁺/SCKO⁻ outputs a copy of the input serial I/O clock received on SCKI⁺/SCKI⁻, skewmatched with the serial output data stream on SDO⁺/SDO⁻. Use the rising and falling edges of SCKO⁺/SCKO⁻ to capture SDO⁺/SDO⁻ data at the receiver (FPGA). The SCKO⁺/ SCKO⁻ output pair must be differentially terminated with a 100 Ω resistor at the receiver (FPGA).

SDO⁺/SDO⁻ (Pins 24, 25): LVDS Positive and Negative Serial Data Output. The most recent conversion result along with channel configuration information is clocked out onto SDO⁺/SDO⁻ on both rising and falling edges of SCKI⁺/SCKI⁻, beginning with channel 0. The SDO⁺/SDO⁻ output pair must be differentially terminated with a 100Ω resistor at the receiver (FPGA).

CS (Pin 27): Chip Select Input. The serial data I/O bus is enabled when \overline{CS} is low, and is disabled and Hi-Z when \overline{CS} is high. \overline{CS} also gates the external shift clock, SCKI⁺/ SCKI⁻. The internal 100 Ω differential termination resistors on the SCKI⁺/SCKI⁻ and SDI⁺/SDI⁻ input pairs are disabled when \overline{CS} is high. Logic levels are determined by OV_{DD}.





CONFIGURATION TABLES

Table 1a. SoftSpan Configuration Table. Use This Table with Table 1b to Choose Independent Binary SoftSpan Codes SS[2:0] for Each Channel Based on Desired Analog Input Range. Combine SoftSpan Codes to Form 12-Bit SoftSpan Configuration Word S[11:0]. Use Serial Interface to Write SoftSpan Configuration Word to LTC2344-18, as shown in Figure 19

BINARY SoftSpan CODE SS[2:0]	ANALOG INPUT RANGE	FULL SCALE RANGE	BINARY FORMAT OF Conversion result
111	±V _{REFBUF}	2 • V _{REFBUF}	Two's Complement
110	±V _{REFBUF} /1.024	2 • V _{REFBUF} /1.024	Two's Complement
101	0V to V _{REFBUF}	V _{REFBUF}	Straight Binary
100	0V to V _{REFBUF} /1.024	V _{REFBUF} /1.024	Straight Binary
011	±0.5 • V _{REFBUF}	V _{REFBUF}	Two's Complement
010	±0.5 • V _{REFBUF} /1.024	V _{REFBUF} /1.024	Two's Complement
001	0V to 0.5 • V _{REFBUF}	0.5 • V _{REFBUF}	Straight Binary
000	Channel Disabled	Channel Disabled	All Zeros

Table 1b. Reference Configuration Table. The LTC2344-18 Supports Three Reference Configurations. Analog Input Range Scales with the Converter Master Reference Voltage, V_{REFBUF}

REFERENCE CONFIGURATION	V _{REFIN}	V _{REFBUF}	BINARY SoftSpan CODE SS[2:0]	ANALOG INPUT RANGI
			111	±4.096V
		4.096V	110	±4V
			101	0V to 4.096V
Internal Reference with Internal Buffer	2.048V		100	0V to 4V
			011	±2.048V
			010	±2V
			001	0V to 2.048V
			111	±2.5V
			110	±2.441V
			101	0V to 2.5V
	1.25V (Min Value)		100	0V to 2.441V
			011	±1.25V
External Reference with			010	±1.221V
Internal Buffer			0V to 1.25V	
(REFIN Pin Externally			111	±4.4V
Overdriven)			110	±4.297V
			101	0V to 4.4V
	2.2V (Max Value)	4.4V	100	0V to 4.297V
	(ivian value)		011	±2.2V
			010	±2.148V
			001	0V to 2.2V




CONFIGURATION TABLES

Table 1b. Reference Configuration Table (Continued). The LTC2344-18 Supports Three Reference Configurations. Analog Input Range Scales with the Converter Master Reference Voltage, V_{REFBUF}

REFERENCE CONFIGURATION	V _{REFIN}	VREFBUF	BINARY SoftSpan CODE SS[2:0]	ANALOG INPUT RANGE
			111	±2.5V
		2.5V (Min Value)	110	±2.441V
			101	0V to 2.5V
	0V		100	0V to 2.441V
	011 010 001		011	±1.25V
External Reference		±1.221V		
Unbuffered			001	0V to 1.25V
(REFBUF Pin Externally Overdriven,	OV		111	±5V
REFIN Pin Grounded)			110	±4.883V
			101	0V to 5V
		5V (Max Value)	100	0V to 4.883V
		(Max Value)	011	±2.5V
			010	±2.441V
			001	0V to 2.5V

234418f


FUNCTIONAL BLOCK DIAGRAM



CMOS I/O Mode



FUNCTIONAL BLOCK DIAGRAM



LVDS I/O Mode



234418f

TIMING DIAGRAM

CMOS I/O Mode

$\overline{\text{CS}} = \text{PD} = 0$			
			SAMPLE N + 1
BUSYCONVERT			_
SCKI		18 19 20 21 22 23 24	η
SDI DON'T CARE	S11 S10 S9 S8 S7 S6 S5 S4 S3 S2 S1 S0		
	SoftSpan CONFIGURATION WORD FOR CONVERSION N + 1		
SCK0			
SD00 DON'T CARE)017)016\015\014\013\012\011\010\09\08\07\06\05\04\03\02\01\(DO <u>0 C1 C0 (SS2(SS1)(SS0</u>	D17
•	CONVERSION RESULT	CHAN ID SoftSpan	
•	CHANNEL 0 CONVERSION N		CHANNEL 1 CONVERSION N
SD03 DONT CARE	YD17YD16\D15\D14\D13\D12\D11\D10\D9\D8\D7\D6\D5\D4\D3\D2\D1\	DON 0 /C1 C0 (SS2)(SS1)(SS0)	D17
SD03 D0NT GARE	CONVERSION RESULT	CHAN ID SoftSpan	CONVERSION RESULT
	CHANNEL 3 CONVERSION N		CHANNEL 0 CONVERSION N
			234418 TD01
	LVDS I/O Mode		
$\overline{\text{CS}} = \text{PD} = 0$			SAMPLE
SAMPLE N CNV (CMOS)))	N + 1
	ACQUIRE		►
	6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23		93 94 95 96
	56 \$5 \$4 \$3 \$2 \$1 \$0))	
	NORD FOR CONVERSION N + 1	((
SCKO (LVDS)			
SDO (LVDS) DONT CARE 017 016 015 014 013 012	011010009080700605040302010000 0 c1 c0	0 D17 D16 D15 0 0 C1 C	0 SS2 SS1 SS0 D17
	CONVERSION RESULT CHAN ID SoftSpan		ID SoftSpan CONVERSION
	CHANNEL 0 CONVERSION N	CHANNEL 1 CHANNE CONVERSION N CONVERSI	L 3 CHANNEL O ON N CONVERSION N
			234418 TD02



OVERVIEW

The LTC2344-18 is an 18-bit, low noise 4-channel simultaneous sampling successive approximation register (SAR) ADC with differential, wide common mode range inputs. Using the integrated low-drift reference and buffer (V_{REFBUF} =4.096V nominal), each channel of this SoftSpan ADC can be independently configured on a conversionby-conversion basis to accept ±4.096V, 0V to 4.096V, ±2.048V, or 0V to 2.048V signals. The input signal range may be expanded up to ±5V using an external 5V reference. Individual channels may also be disabled to increase throughput on the remaining channels.

The wide input common mode range and high CMRR (102dB typical, V_{IN} + = V_{IN} - = 3.6 V_{P-P} 200Hz Sine) of the LTC2344-18 analog inputs allow the ADC to directly digitize a variety of signals, simplifying signal chain design. This input signal flexibility, combined with ±4LSB INL, no missing codes at 18-bits, and 95dB SNR, makes the LTC2344-18 an ideal choice for many applications requiring wide dynamic range.

The LTC2344-18 supports pin-selectable SPI CMOS (1.8V to 5V) and LVDS serial interfaces, enabling it to communicate equally well with legacy microcontrollers and modern FPGAs. In CMOS mode, applications may employ between one and four lanes of serial output data, allowing the user to optimize bus width and data throughput. The LTC2344-18 typically dissipates 81mW when converting four analog input channels simultaneously at 400ksps per channel throughput. An optional power-down mode may be employed to further reduce power consumption during inactive periods.

CONVERTER OPERATION

The LTC2344-18 operates in two phases. During the acquisition phase, the sampling capacitors in each channel's sample-and-hold (S/H) circuit connect to their respective analog input pins and track the differential analog input voltage (V_{IN} + - V_{IN} -). A rising edge on the CNV pin transitions all channels' S/H circuits from track mode to hold mode, simultaneously sampling the input signals on all channels and initiating a conversion. During the conversion phase, each channel's sampling capacitors are connected, one channel at a time, to an 18-bit charge redistribution capacitor D/A converter (CDAC). The CDAC is sequenced through a successive approximation algorithm, effectively comparing the sampled input voltage with binary-weighted fractions of the channel's SoftSpan full-scale range (e.g., $V_{FSR}/2$, $V_{FSR}/4$... $V_{FSR}/262144$) using a differential comparator. At the end of this process, the CDAC output approximates the channel's sampled analog input. Once all channels have been converted in this manner, the ADC control logic prepares the 18-bit digital output codes from each channel for serial transfer.

TRANSFER FUNCTION

The LTC2344-18 digitizes each channel's full-scale voltage range into 2¹⁸ levels. In conjunction with the ADC master reference voltage, V_{RFFBUF}, a channel's SoftSpan configuration determines its input voltage range, full-scale range, LSB size, and the binary format of its conversion result, as shown in Tables 1a and 1b. For example, employing the internal reference and buffer ($V_{RFFRUF} = 4.096V$ nominal), SoftSpan 7 configures a channel to accept a ±4.096V bipolar analog input voltage range, which corresponds to a 8.192V full-scale range with a 31.25µV LSB. Other SoftSpan configurations and reference voltages may be employed to convert both larger and smaller bipolar and unipolar input ranges. Conversion results are output in two's complement binary format for all bipolar SoftSpan ranges, and in straight binary format for all unipolar SoftSpan ranges. The ideal two's complement transfer function is shown in Figure 2, while the ideal straight binary transfer function is shown in Figure 3.



2344181




Figure 2. LTC2344-18 Two's Complement Transfer Function




Figure 3. LTC2344-18 Straight Binary Transfer Function

ANALOG INPUTS

Each channel of the LTC2344-18 simultaneously samples the voltage difference ($V_{IN+} - V_{IN-}$) between its analog input pins over a wide common mode input range while attenuating unwanted signals common to both input pins by the common-mode rejection ratio (CMRR) of the ADC. Wide common mode input range coupled with high CMRR allows the IN^+/IN^- analog inputs to swing with an arbitrary relationship to each other, provided each pin remains between ground and V_{DD} . This feature of the LTC2344-18 enables it to accept a wide variety of signal swings, including traditional classes of analog input signals such as pseudo-differential unipolar, pseudodifferential bipolar, and fully differential, simplifying signal chain design.

In all SoftSpan ranges, each channel's analog inputs can be modeled by the equivalent circuit shown in Figure 4. At the start of acquisition, the 80pF sampling capacitors (C_{IN}) connect to the analog input pins IN⁺/IN⁻ through the sampling switches, each of which has approximately 90 Ω (R_{IN}) of on-resistance. The initial voltage on both sampling capacitors at the start of acquisition is approximately equal to the sampled common-mode voltage (V_{IN} + + V_{IN} -)/2 from the prior conversion. The external circuitry connected to IN⁺ and IN⁻ must source or sink the charge that flows through R_{IN} as the sampling capacitors settle from their initial voltages to the new input pin voltages over the course of the acquisition interval. During conversion and power down modes, the analog inputs draw only a small leakage current. The diodes at the inputs provide ESD protection.




Figure 4. Equivalent Circuit for Differential Analog Inputs, Single Channel Shown



Bipolar SoftSpan Input Ranges

For channels configured in SoftSpan ranges 7, 6, 3, or 2, the LTC2344-18 digitizes the differential analog input voltage (V_{IN} + - V_{IN} -) over a bipolar span of $\pm V_{RFBUF}$, $\pm V_{REFBUF}/1.024$, $\pm 0.5 \bullet V_{REFBUF}$, or $\pm 0.5 \bullet V_{REFBUF}/1.024$, respectively, as shown in Table 1a. These SoftSpan ranges are useful for digitizing input signals where IN⁺ and IN⁻ swing above and below each other. Traditional examples include fully differential input signals, where IN⁺ and IN⁻ are driven 180 degrees out-of-phase with respect to each other centered around a common mode voltage $(V_{IN} + V_{IN} -)/2$, and pseudo-differential bipolar input signals, where IN⁺ swings above and below a reference level, driven on IN⁻. Regardless of the chosen SoftSpan range, the wide common mode input range and high CMRR of the IN⁺/IN⁻ analog inputs allow them to swing with an arbitrary relationship to each other, provided each pin remains between ground and V_{DD} . The output data format for all bipolar SoftSpan ranges is two's complement.

Unipolar SoftSpan Input Ranges

For channels configured in SoftSpan ranges 5, 4, or 1, the LTC2344-18 digitizes the differential analog input voltage $(V_{IN+} - V_{IN-})$ over a unipolar span of OV to V_{REFBUF} , OV to V_{REFBUF}/1.024, or 0V to 0.5 • V_{REFBUF}, respectively, as shown in Table 1a. These SoftSpan ranges are useful for digitizing input signals where IN⁺ remains above IN⁻. A traditional example includes pseudo-differential unipolar input signals, where IN⁺ swings above a ground reference level, driven on IN⁻. Regardless of the chosen SoftSpan range, the wide common mode range and high CMRR of the IN⁺/IN⁻ analog inputs allow them to swing with an arbitrary relationship to each other, provided each pin remains between ground and V_{DD} . The output data format for all unipolar SoftSpan ranges is straight binary.

INPUT DRIVE CIRCUITS

The initial voltage on each channel's sampling capacitors at the start of acquisition must settle to the new input pin voltages during the acquisition interval. The external circuitry connected to IN⁺ and IN⁻ must source or sink the charge that flows through R_{IN} as this settling occurs. The LTC2344-18 sampling network RC time constant of 7.2ns implies an 18-bit settling time to a full-scale step of approximately $13 \cdot (R_{IN} \cdot C_{IN}) = 94$ ns. The impedance and self-settling of external circuitry connected to the analog input pins will increase the overall settling time required. Low impedance sources can directly drive the inputs of the LTC2344-18 without gain error, but high impedance sources should be buffered to ensure sufficient settling during acquisition and to optimize the linearity and distortion performance of the ADC. Settling time is an important consideration even for DC input signals, as the voltages on the sampling capacitors will differ from the analog input pin voltages at the start of acquisition.

Most applications should use a buffer amplifier to drive the analog inputs of the LTC2344-18. The amplifier provides low output impedance, enabling fast settling of the analog signal during the acquisition phase. It also provides isolation between the signal source and the charge flow at the analog inputs when entering acquisition.

Input Filtering

The noise and distortion of an input buffer amplifier and other supporting circuitry must be considered since they add to the ADC noise and distortion. Noisy input signals should be filtered prior to the buffer amplifier with a lowbandwidth filter to minimize noise. The simple one-pole RC lowpass filter shown in Figure 5 is sufficient for many applications.

At the output of the buffer, a lowpass RC filter network formed by the 90 Ω sampling switch on-resistance (R_{IN}) and the 80pF sampling capacitance (C_{IN}) limits the input bandwidth on each channel to 22MHz, which is fast enough to allow for sufficient transient settling during acquisition while simultaneously filtering driver wideband noise. A buffer amplifier with low noise density should be selected to minimize SNR degradation over this bandwidth. An additional filter network may be placed between the buffer output and ADC input to further minimize the noise contribution of the buffer and reduce disturbances to the buffer from ADC acquisition transients. A simple one-pole lowpass RC filter is sufficient for many applications. It is important that the RC time constant of this filter be small








Figure 5. Unipolar Signal Chain with Input Filtering

enough to allow the analog inputs to completely settle to 18-bit resolution within the ADC acquisition time (t_{ACQ}), as insufficient settling can limit INL and THD performance. Also note that the minimum acquisition time varies with sampling frequency (f_{SMPL}) and the number of enabled channels.

High quality capacitors and resistors should be used in the RC filters since these components can add distortion. NPO/COG and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can generate distortion from self-heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

Buffering Arbitrary and Fully Differential Analog Input Signals

The wide common mode input range and high CMRR of the LTC2344-18 allow each channel's IN^+ and IN^- pins to swing with an arbitrary relationship to each other, provided each pin remains between ground and V_{DD}. This unique feature of the LTC2344-18 enables it to accept a wide variety of signal swings, simplifying signal chain design. In many applications, connecting a channel's IN⁺ and IN⁻ pins directly to the existing signal chain circuitry will not allow the channel's sampling network to settle to 18-bit resolution within the ADC acquisition time (t_{ACO}). In these cases, it is recommended that two unity-gain buffers be inserted between the signal source and the ADC input pins, as shown in Figure 6a. Table 2 lists several amplifier and lowpass filter combinations recommended for use in this circuit. The LT6237 combines fast settling, high linearity, and low offset with $1.1 \text{ nV}/\sqrt{\text{Hz}}$ input-referred noise density, enabling it to achieve the full ADC data sheet SNR and THD specifications, as shown in the FFT plots in Figures 6b to 6e. In applications where slightly degraded SNR performance is acceptable, it is possible to drive the LTC2344-18 using the lower-power LT6234. The LT6234 combines fast settling, good linearity, and low offset with 1.9 nV/ \sqrt{Hz} input-referred noise density, enabling it to drive the LTC2344-18 with 1.9dB SNR loss compared with the LT6237 when a 24.9 Ω , 1nF filter is employed. As shown in Table 2, the LT6237 may be used without a lowpass filter at a loss of <1dB SNR due to increased wideband noise.

 Table 2. Recommended Amplifier and Filter Combinations for the Buffer Circuits in Figures 6a and 9. AC Performance Measured

 Using Circuit in Figure 6a, ±4.096V Range for Fully Differential Input Drive, ±2.048V Range for Bipolar Input Drive

AMPLIFIER	R _{FILT} (Ω)	C _{FILT} (nF)	INPUT SIGNAL DRIVE	SNR (dB)	THD (dB)	SINAD (dB)	SFDR (dB)
1/2 LT6237	24.9	1	FULLY DIFFERENTIAL	95.2	-114	95.2	115
1/2 LT6234	24.9	1	FULLY DIFFERENTIAL	93.3	-114	93.3	115
1⁄2 LT6237	24.9	1	BIPOLAR	89.3	-110	89.3	111
1⁄2 LT6234	24.9	1	BIPOLAR	87.6	-110	87.6	111
1⁄2 LT6237	0	0	BIPOLAR	88.6	-110	88.6	111
1⁄2 LT6234	0	0	BIPOLAR	83.3	-109	83.3	111








Figure 6a. Buffering Arbitrary, Fully Differential, Bipolar, and Unipolar Signals. See Table 2 For Recommended Amplifier and Filter Combinations




Figure 6b. Two-Tone Test. IN⁺ = -7dBFS 2kHz Sine, IN⁻ = -7dBFS 3.1kHz Sine, 32k Point FFT, f_{SMPL} = 400ksps. Circuit Shown in Figure 6a with LT6237 Amplifiers, R_{FILT} = 24.9 Ω , C_{FILT} = 1nF




Figure 6d. IN⁺ = –1dBFS 2kHz Bipolar Sine, IN⁻ = 2.5V, 32k Point FFT, f_{SMPL} = 400ksps. Circuit Shown in Figure 6a with LT6237 Amplifiers, $R_{FILT} = 24.9\Omega$, $C_{FILT} = 1nF$

Fully Differential Drive




Figure 6c. IN⁺/IN⁻ = -1dBFS 2kHz Fully Differential Sine, Common Mode = 2.5V, 32k Point FFT, f_{SMPL} = 400ksps. Circuit Shown in Figure 6a with LT6237 Amplifiers, R_{FILT} = 24.9 Ω , C_{FILT} = 1nF




Figure 6e. IN⁺ = –1dBFS 2kHz Unipolar Sine, IN⁻ = 0V, 32k Point FFT, f_{SMPL} = 400ksps. Circuit Shown in Figure 6a with LT6237 Amplifiers, R_{FILT} = 24.9 Ω , C_{FILT} = 1nF




The two-tone test shown in Figure 6b demonstrates the arbitrary input drive capability of the LTC2344-18. This test simultaneously drives IN⁺ with a –7dBFS 2kHz single-ended sine wave and IN⁻ with a –7dBFS 3.1kHz single-ended sine wave. Together, these signals sweep the analog inputs across a wide range of common mode and differential mode voltage combinations, similar to the more general arbitrary input signal case. They also have a simple spectral representation. An ideal differential converter with no common-mode sensitivity will digitize this signal as two –7dBFS spectral tones, one at each sine wave frequency. The FFT plot in Figure 6b demonstrates the LTC2344-18 response approaches this ideal, with 118dB of SFDR limited by the converter's second harmonic distortion response to the 2kHz sine wave on IN⁺.

The ability of the LTC2344-18 to accept arbitrary signal swings over a wide input common mode range with high CMRR can simplify application solutions. Figure 7 depicts one way of using the LTC2344-18 to digitize signals of this type. Two channels of the LTC2344-18 simultaneously sense the voltage on and bidirectional current through a sense resistor over a wide common mode range. In many applications of this type, the impedance of the external circuitry is low enough that the ADC sampling network can fully settle without buffering.

The common mode input range of the LTC2344-18 includes V_{DD} , allowing the circuit shown in Figure 8a to amplify and measure a load current (I_{LOAD}) from a single 5V supply. Figure 8b shows a measured transient supply current step of an LTC3207 LED driver load. Note the LTC6252 supplies limit the usable current sense range of this circuit to 50mA to 450mA.

Figure 9a illustrates a more general method of amplifying an input signal. The amplifier stage provides a differential gain of approximately 10V/V to the desired sensor signal while the unwanted common mode signal is attenuated by the ADC CMRR. Figure 9b shows measured CMRR performance of this solution, which is competitive with the best commercially available instrumentation amplifiers.



$$\label{eq:sense} \begin{split} & \text{ONLY CHANNELS 0 AND 1 SHOWN FOR CLARITY} \\ & \text{I}_{\text{SENSE}} = \frac{\text{V}_{\text{S1}} - \text{V}_{\text{S2}}}{\text{R}_{\text{SENSE}}} \quad \begin{array}{l} \text{OV} \leq \text{V}_{\text{S1}} \leq \text{SV} \\ \text{OV} \leq \text{V}_{\text{S2}} \leq \text{SV} \\ \end{split}$$

Figure 7. Simultaneously Sense Voltage (CHO) and Current (CH1) Over a Wide Common Mode Range




Figure 8a. Sense 50mA to 450mA Current from Single 5V Supply with Amplification





Figure 8b. Transient Supply Current Step Measured Using Circuit in Figure 8a Loaded with LTC3207 LED Driver



 $\label{eq:Figure 9a.} \textbf{Digitize Differential Signals with High CMRR}$




Figure 9b. CMRR vs Input Frequency. Circuit Shown in Figure 9a

Buffering Single-Ended Analog Input Signals


While the circuit shown in Figure 6a is capable of buffering single-ended input signals, the circuit shown in Figure 10 is preferable when the single-ended signal reference level is inherently low impedance and doesn't require buffering. This circuit eliminates one driver and lowpass filter, reducing part count, power dissipation, and SNR degradation due to driver noise. Using the recommended driver and filter combinations in Table 2, the performance of this circuit with single-ended input signals is on par with the performance of the circuit in Figure 6a.

ADC REFERENCE

As shown previously in Table 1b, the LTC2344-18 supports three reference configurations. The first uses both the internal bandgap reference and reference buffer. The second externally overdrives the internal reference but retains the internal buffer, which isolates the external reference from ADC conversion transients. This configuration is ideal for sharing a single precision external reference across multiple ADCs. The third disables the internal buffer and overdrives the REFBUF pin externally.

Internal Reference with Internal Buffer

The LTC2344-18 has an on-chip, low noise, low drift (20ppm/°C maximum), temperature compensated bandgap reference that is factory trimmed to 2.048V. The reference output connects through a $20k\Omega$ resistor to









the REFIN pin, which serves as the input to the on-chip reference buffer, as shown in Figure 11a. When employing the internal bandgap reference, the REFIN pin should be bypassed to GND (Pin 11) close to the pin with a 0.1μ F ceramic capacitor to filter wideband noise. The reference buffer amplifies V_{REFIN} to create the converter master reference voltage $V_{\text{REFBUF}} = 2 \cdot V_{\text{REFIN}}$ on the REFBUF pin, nominally 4.096V when using the internal bandgap reference. Bypass REFBUF to GND (Pin 11) close to the pin with at least a 47µF ceramic capacitor (X7R, 10V, 1210 size or X5R, 10V, 0805 size) to compensate the reference buffer, absorb transient conversion currents, and minimize noise.




Figure 11a. Internal Reference with Internal Buffer Configuration

External Reference with Internal Buffer

If more accuracy and/or lower drift is desired, REFIN can be easily overdriven by an external reference since $20k\Omega$ of resistance separates the internal bandgap reference output from the REFIN pin, as shown in Figure 11b. The valid range of external reference voltage overdrive on the REFIN pin is 1.25V to 2.2V, resulting in converter master reference voltages V_{RFFRUE} between 2.5V and 4.4V, respectively. Linear Technology offers a portfolio of high performance references designed to meet the needs of many applications. With its small size, low power, and high accuracy, the LTC6655-2.048 is well suited for use with the LTC2344-18 when overdriving the internal reference. The LTC6655-2.048 offers 0.025% (maximum) initial accuracy and 2ppm/°C (maximum) temperature coefficient for high precision applications. The LTC6655-2.048 is fully specified over the H-grade temperature range, complementing the extended temperature range of the LTC2344-18 up to 125°C. Bypassing the LTC6655-2.048 with a 2.7µF to 100µF ceramic capacitor close to the REFIN pin is recommended.

External Reference with Disabled Internal Buffer

The internal reference buffer supports $V_{REFBUF} = 4.4V$ maximum. By grounding REFIN, the internal buffer may be disabled allowing REFBUF to be overdriven with an external reference voltage between 2.5V and 5V, as shown




Figure 11b. External Reference with Internal Buffer Configuration






Figure 11c. External Reference with Disabled Internal Buffer Configuration

in Figure 11c. Maximum input signal swing and SNR are achieved by overdriving REFBUF using an external 5V reference. The buffer feedback resistors load the REFBUF pin with 13k Ω even when the reference buffer is disabled. The LTC6655-5 offers the same small size, accuracy, drift, and extended temperature range as the LTC6655-2.048, and achieves a typical SNR of 96.5dB when paired with the LTC2344-18. Bypass the LTC6655-5 to GND (Pin 11) close to the REFBUF pin with at least a 47µF ceramic capacitor (X7R, 10V, 1210 size or X5R, 10V, 0805 size) to absorb transient conversion currents and minimize noise.

The LTC2344-18 converter draws a charge (Q_{CONV}) from the REFBUF pin during each conversion cycle. On short time scales most of this charge is supplied by the external REFBUF bypass capacitor, but on longer time scales all of the charge is supplied by either the reference buffer, or when the internal reference buffer is disabled, the external reference. This charge draw corresponds to a DC current equivalent of $I_{REFBUF} = Q_{CONV} \bullet f_{SMPL}$, which is proportional to sample rate. In applications where a burst of samples is taken after idling for long periods of time, as shown in Figure 12, I_{BFFBUF} quickly transitions from approximately 0.4mA to 1.5mA ($V_{REFBUF} = 5V$, $f_{SMPL} = 400$ kHz). This current step triggers a transient response in the external reference that must be considered, since any deviation in V_{REFBUE} affects converter accuracy. If an external reference is used to overdrive REFBUF, the fast settling LTC6655 family of references is recommended.

Internal Reference Buffer Transient Response

For optimum performance in applications employing burst sampling, the external reference with internal reference buffer configuration should be used. The internal reference buffer incorporates a proprietary design that minimizes movements in V_{REFBUF} when responding to a burst of




Figure 12. CNV Waveform Showing Burst Sampling



2344181

conversions following an idle period. Figure 13 compares the burst conversion response of the LTC2344-18 with an input near full scale for two reference configurations. The first configuration employs the internal reference buffer with REFIN externally overdriven by an LTC6655-2.048, while the second configuration disables the internal reference buffer and overdrives REFBUF with an external LTC6655-4.096. In both cases REFBUF is bypassed to GND with a 47μ F ceramic capacitor.




Figure 13. Burst Conversion Response of the LTC2344-18, f_{SMPL} = 400ksps

DYNAMIC PERFORMANCE

Fast Fourier transform (FFT) techniques are used to test the ADC's frequency response, distortion, and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental. The LTC2344-18 provides guaranteed tested limits for both AC distortion and noise measurements.

Signal-to-Noise and Distortion Ratio (SINAD)

The signal-to-noise and distortion ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components at the A/D output. The output is band-limited

to frequencies below half the sampling frequency, excluding DC. Figure 14 shows that the LTC2344-18 achieves a typical SINAD of 95.2dB in the \pm 4.096V range at a 400kHz sampling rate with a fully differential 2kHz input signal.




Figure 14. 32k Point FFT $f_{SMPL} = 400ksps$, $f_{IN} = 2kHz$

Signal-to-Noise Ratio (SNR)

The signal-to-noise ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components except the first five harmonics and DC. Figure 14 shows that the LTC2344-18 achieves a typical SNR of 95.3dB in the \pm 4.096V range at a 400kHz sampling rate with a fully differential 2kHz input signal.

Total Harmonic Distortion (THD)

Total harmonic distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency ($f_{SMPL}/2$). THD is expressed as:

THD = 20log
$$\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 \dots V_N^2}}{V_1}$$

where V_1 is the RMS amplitude of the fundamental frequency and V_2 through V_N are the amplitudes of the second through Nth harmonics, respectively. Figure 14 shows





that the LTC2344-18 achieves a typical THD of -112dB (N = 6) in the ±4.096V range at a 400kHz sampling rate with a fully differential 2kHz input signal.

POWER CONSIDERATIONS

The LTC2344-18 provides two power supply pins: the 5V core power supply (V_{DD}) and the digital input/output (I/O) interface power supply (OV_{DD}). The flexible OV_{DD} supply allows the LTC2344-18 to communicate with CMOS logic operating between 1.8V and 5V, including 2.5V and 3.3V systems. When using LVDS I/O mode, the range of OV_{DD} is 2.375V to 5.25V.

Power Supply Sequencing

The LTC2344-18 does not have any specific power supply sequencing requirements. Care should be taken to adhere to the maximum voltage relationships described in the Absolute Maximum Ratings section. The LTC2344-18 has an internal power-on-reset (POR) circuit which resets the converter on initial power-up and whenever V_{DD} drops below 2V. Once the supply voltage re-enters the nominal supply voltage range, the POR reinitializes the ADC. No conversions should be initiated until at least 10ms after a POR event to ensure the initialization period has ended. When employing the internal reference buffer, allow 200ms for the buffer to power up and recharge the REFBUF bypass capacitor. Any conversion initiated before these times will produce invalid results.

TIMING AND CONTROL

CNV Timing

The LTC2344-18 sampling and conversion is controlled by CNV. A rising edge on CNV transitions all channels' S/H circuits from track mode to hold mode, simultaneously sampling the input signals on all channels and initiating a conversion. Once a conversion has been started, it cannot be terminated early except by resetting the ADC, as discussed in the Reset Timing section. For optimum performance, drive CNV with a clean, low jitter signal and avoid transitions on data I/O lines leading up to the rising edge of CNV. Additionally, to minimize channel-to-channel crosstalk, avoid high slew rates on the analog inputs for 100ns before and after the rising edge of CNV. Converter status is indicated by the BUSY output, which transitions low-to-high at the start of each conversion and stays high until the conversion is complete. Once CNV is brought high to begin a conversion, it should be returned low between 40ns and 60ns later or after the falling edge of BUSY to minimize external disturbances during the internal conversion process. If CNV is returned low after the falling edge of BUSY, it should be held low for at least 390ns before bringing it high again, since the converter acquisition time (t_{ACQ}) is set by the CNV low time (t_{CNVL}) in this case.

Internal Conversion Clock

The LTC2344-18 has an internal clock that is trimmed to achieve a maximum conversion time of $525 \cdot N - 20$ ns with N channels enabled. With a minimum acquisition time of 390ns when converting four channels simultaneously, throughput performance of 400ksps is guaranteed without any external adjustments.

Power Down Mode

When PD is brought high, the LTC2344-18 is powered down and subsequent conversion requests are ignored. If this occurs during a conversion, the device powers down once the conversion completes. In this mode, the device draws only a small regulator standby current resulting in a typical power dissipation of 0.33mW. To exit power down mode, bring the PD pin low and wait at least 10ms before initiating a conversion. When employing the internal reference buffer, allow 200ms for the buffer to power up and recharge the REFBUF bypass capacitor. Any conversion initiated before these times will produce invalid results.

Reset Timing

A global reset of the LTC2344-18, equivalent to a poweron-reset event, may be executed without needing to cycle the supplies. This feature is useful when recovering from system-level events that require the state of the entire sys-





tem to be reset to a known synchronized value. To initiate a global reset, bring PD high twice without an intervening conversion, as shown in Figure 15. The reset event is triggered on the second rising edge of PD, and asynchronously ends based on an internal timer. Reset clears all serial data output registers and restores the internal SoftSpan configuration register default state of all channels in SoftSpan 7. If reset is triggered during a conversion, the conversion is immediately halted. The normal power down behavior associated with PD going high is not affected by reset. Once PD is brought low, wait at least 10ms before initiating a conversion. When employing the internal reference buffer, allow 200ms for the buffer to power up and recharge the REFBUF bypass capacitor. Any conversion initiated before these times will produce invalid results.

Auto Nap Mode

The LTC2344-18 automatically enters nap mode after a conversion has finished and completely powers up once a new conversion is initiated on the rising edge of CNV. Auto nap mode causes the power dissipation of the LTC2344-18 to decrease as the sampling frequency is reduced, as shown in Figure 16. This decrease in average power dissipation occurs because a portion of the LTC2344-18 circuitry is turned off during nap mode, and the fraction of the conversion cycle (t_{CYC}) spent napping increases as the sampling frequency (f_{SMPL}) is decreased.




Figure 16. Power Dissipation of the LTC2344-18 Decreases with Decreasing Sampling Frequency

DIGITAL INTERFACE

The LTC2344-18 features CMOS and LVDS serial interfaces, selectable using the LVDS/ \overline{CMOS} pin. The flexible OV_{DD} supply allows the LTC2344-18 to communicate with any CMOS logic operating between 1.8V and 5V, including 2.5V and 3.3V systems, while the LVDS interface supports low noise digital designs. In CMOS mode, applications may employ between one and four lanes of serial data output, allowing the user to optimize bus width and data




Figure 15. Reset Timing for the LTC2344-18



2344181




Figure 17. Serial CMOS I/O Mode

throughput. Together, these I/O interface options enable the LTC2344-18 to communicate equally well with legacy microcontrollers and modern FPGAs.

Serial CMOS I/O Mode

As shown in Figure 17, in CMOS I/O mode the serial data bus consists of a serial clock input, SCKI, serial data input, SDI, serial clock output, SCKO, and four lanes of serial data output, SDO0 to SDO3. Communication with the LTC2344-18 across this bus occurs during predefined data transaction windows. Within a window, the device accepts 12-bit SoftSpan configuration words for the next conversion on SDI and outputs 24-bit packets containing conversion results and channel configuration information from the previous conversion on SDO0 to SDO3. New data transaction windows open 10ms after powering up or resetting the LTC2344-18, and at the end of each conversion on the falling edge of BUSY. In the recommended use case, the data transaction should be completed with a minimum t_{QUIET} time of 20ns prior to the start of the next conversion, as shown in Figure 17. New SoftSpan configuration words are only accepted within this recommended data transaction window, but SoftSpan changes take effect immediately with no additional analog input settling time required before starting the next conversion. It is still possible to read conversion data after starting the next conversion, but this will degrade conversion accuracy and therefore is not recommended.

Just prior to the falling edge of BUSY and the opening of a new data transaction window, SCKO is forced low and SDO0 to SDO3 are updated with the latest conversion results from analog input channels 0 to 3, respectively. Rising edges on SCKI serially clock conversion results and analog input channel configuration information out on SDO0 to SDO3 and trigger transitions on SCKO that are skew-matched to the data on SDO0 to SDO3. The resulting







SCKO frequency is half that of SCKI. SCKI rising edges also latch SoftSpan configuration words provided on SDI, which are used to program the internal 12-bit SoftSpan configuration register. See the section Programming the SoftSpan Configuration Register in CMOS I/O Mode for further details. SCKI is allowed to idle either high or low in CMOS I/O mode. As shown in Figure 18, the CMOS bus is enabled when $\overline{\text{CS}}$ is low and is disabled and Hi-Z when $\overline{\text{CS}}$ is high, allowing the bus to be shared across multiple devices.

The data on SDO0 to SDO3 are grouped into 24-bit packets consisting of an 18-bit conversion result, followed by a zero, 2-bit analog channel ID, and 3-bit SoftSpan code, all presented MSB first. As suggested in Figures 17 and 18, each SDO lane outputs these packets for all analog input channels in a sequential, circular manner. For example, the first 24-bit packet output on SDO0 corresponds to analog input channel 0, followed by the packets for channels 1, 2 and 3. The data output on SDO0 then wraps back to channel 0, and this pattern repeats indefinitely. Other SDO lanes follow a similar circular pattern, except the first packet presented on each lane corresponds to its associated analog input channel.

When interfacing the LTC2344-18 with a standard SPI bus, capture output data at the receiver on rising edges of SCKI. SCKO is not used in this case. Multiple SDO lanes

are also usually not useful in this case. In other applications, such as interfacing the LTC2344-18 with an FPGA or CPLD, rising and falling edges of SCKO may be used to capture serial output data on SDO0 to SDO3 in double data rate (DDR) fashion. Capturing data using SCKO adds robustness to delay variations over temperature and supply.

Full Four Lane Serial CMOS Output Data Capture

As shown in Table 3, full 400ksps per channel throughput can be achieved with a 65MHz SCKI frequency by capturing the first packet (24 SCKI cycles total) from all four serial data output lanes SD00 to SD03. This configuration also allows conversion results from all channels to be captured using as few as 18 SCKI cycles if the 2-bit analog channel ID and 3-bit SoftSpan code are not needed. Multi-lane data capture is usually best suited for use with FPGA or CPLD capture hardware, but may be useful in other applicationspecific cases.

Fewer Than Four Lane Serial CMOS Output Data Capture

Applications that cannot accommodate the full four lanes of serial data capture may employ fewer lanes without reconfiguring the LTC2344-18. For example, capturing the first two packets (48 SCKI cycles total) from SD00 and SD02 provides data for analog input channels 0 and 1, and 2 and 3, respectively, using two




Figure 18. Internal SoftSpan Configuration Register Behavior. Serial CMOS Bus Response to $\overline{\text{CS}}$



output lanes. If only one lane can be accommodated, capturing the first four packets (96 SCKI cycles total) from SDO0 provides data for all analog input channels. As shown in Table 3, full 400ksps per channel throughput can be achieved with a 65MHz SCKI frequency in the four lane case, but the maximum CMOS SCKI frequency of 100MHz limits the throughput to less than 400ksps per channel in the two lane and one lane cases. Finally, note that in choosing the number of lanes and which lanes to use for data capture, the user is not restricted to the specific cases mentioned above. Other choices may be more optimal in particular applications.

Programming the SoftSpan Configuration Register in CMOS I/O Mode

The internal 12-bit SoftSpan configuration register controls the SoftSpan range for all analog input channels of the LTC2344-18. The default state of this register after power-up or resetting the device is all ones, configuring each channel to convert in SoftSpan 7, the \pm V_{REFBUF} range (see Table 1a). The state of this register may be modified by providing a new 12-bit SoftSpan configuration word on SDI during the data transaction window shown in Figure 17. New SoftSpan configuration words are only accepted within this recommended data transaction window, but SoftSpan changes take effect immediately with no additional analog input settling time required before starting the next conversion. Setting a channel's SoftSpan code to SS[2:0] = 000 immediately disables the channel, resulting in a corresponding reduction in t_{CONV} on the next conversion. Similarly, enabling a previously disabled channel requires no additional analog input settling time before starting the next conversion. The mapping between the serial SoftSpan configuration word, the internal SoftSpan configuration register, and each channel's 3-bit SoftSpan code is illustrated in Figure 19.

If fewer than 12 SCKI rising edges are provided during a data transaction window, the partial word received on SDI will be ignored and the SoftSpan configuration register will not be updated. If exactly 12 SCKI rising edges are provided, the SoftSpan configuration register will be updated to match the received SoftSpan configuration word, S[11:0]. The one exception to this behavior occurs when S[11:0] is all zeros. In this case, the SoftSpan configurations to retain the current SoftSpan configuration state by idling SDI low. If more than 12 SCKI rising edges are provided during a data transaction window, each complete 12-bit word received on SDI will be interpreted as a new SoftSpan configuration register as described above. Any partial words are ignored.

Typically, applications will update the SoftSpan configuration register in the manner shown in Figures 17 and 18. After the opening of a new data transaction window at the falling edge of BUSY, the user supplies a 12-bit SoftSpan configuration word on SDI during the first 12 SCKI cycles. This new word overwrites the internal configuration register contents following the 12th SCKI rising edge. The user then holds SDI low for the remainder of the

Table 3. Required SCKI Frequency to Achieve Various Throughputs in Common Output Bus Configurations with Four Channels Enabled. Shaded Entries Denote Throughputs That Are Not Achievable In a Given Configuration. Calculated Using f_{SCKI} = (Number of SCKI Cycles)/(t_{ACQ,MIN} - t_{QUIET})

	NUMBER OF SDO	NUMBER OF SCKI	REQUIRED f _{scki} (MHz) to achieve throughput of			
I/O MODE	LANES	CYCLES	400ksps/CHANNEL (t _{ACQ} = 390ns)	200ksps/CHANNEL (t _{ACQ} = 2890ns)	100ksps/CHANNEL (t _{ACQ} = 7890ns)	
	4	18	50	7	3	
CMOS	4	24	65	9	4	
01003	2	48	Not Achievable	17	7	
	1	96	Not Achievable	34	13	
LVDS	1	48	130 (260Mbps)	17 (34Mbps)	7 (14Mbps)	






Figure 19. Mapping Between Serial SoftSpan Configuration Word, Internal SoftSpan Configuration Register, and SoftSpan Code for Each Analog Input Channel

data transaction window causing the register to retain its contents regardless of the number of additional SCKI cycles applied. SoftSpan settings may be retained across multiple conversions by holding SDI low for the entire data transaction window, regardless of the number of SCKI cycles applied.

Serial LVDS I/O Mode

In LVDS I/O mode, information is transmitted using positive and negative signal pairs (LVDS⁺/LVDS⁻) with bits differentially encoded as (LVDS⁺ – LVDS⁻). These signals are typically routed using differential transmission lines with 100 Ω characteristic impedance. Logical 1s and 0s are nominally represented by differential +350mV and -350mV, respectively. For clarity, all LVDS timing diagrams and interface discussions adopt the logical rather than physical convention.

As shown in Figure 20, in LVDS I/O mode the serial data bus consists of a serial clock differential input, SCKI, serial data differential input, SDI, serial clock differential output, SCKO, and serial data differential output, SDO, Communication with the LTC2344-18 across this bus occurs during predefined data transaction windows. Within a window, the device accepts 12-bit SoftSpan configuration words for the next conversion on SDI and outputs 24-bit packets containing conversion results and channel configuration information from the previous conversion on SDO. New data transaction windows open 10ms after powering up or resetting the LTC2344-18, and at the end of each conversion on the falling edge of BUSY. In the recommended use case, the data transaction should be completed with a minimum tollier time of 20ns prior to the start of the next conversion, as shown in Figure 20. New SoftSpan configuration words are only accepted within this recommended data transaction window, but SoftSpan changes take effect immediately with no additional analog input



234418




Figure 20. Serial LVDS I/O Mode

settling time required before starting the next conversion. It is still possible to read conversion data after starting the next conversion, but this will degrade conversion accuracy and therefore is not recommended.

Just prior to the falling edge of BUSY and the opening of a new data transaction window. SDO is updated with the latest conversion results from analog input channel 0. Both rising and falling edges on SCKI serially clock conversion results and analog input channel configuration information out on SDO. SCKI is also echoed on SCKO. skew-matched to the data on SDO. Whenever possible, it is recommended that rising and falling edges of SCKO be used to capture DDR serial output data on SDO, as this will yield the best robustness to delay variations over supply and temperature. SCKI rising and falling edges also latch SoftSpan configuration words provided on SDI, which are used to program the internal 12-bit SoftSpan configuration register. See the section Programming the SoftSpan Configuration Register in LVDS I/O Mode for further details. As shown in Figure 21, the LVDS bus is enabled when $\overline{\text{CS}}$ is low and is disabled and Hi-Z when $\overline{\text{CS}}$ is high, allowing the bus to be shared across multiple devices. Due to the high speeds involved in LVDS signaling, LVDS bus sharing must be carefully considered. Transmission line limitations imposed by the shared bus may limit the maximum achievable bus clock speed. LVDS inputs are internally terminated with a 100 Ω differential resistor when $\overline{\text{CS}}$ is low, while outputs must be differentially terminated with a 100 Ω resistor at the receiver (FPGA). SCKI must idle in the low state in LVDS I/O mode, including when transitioning $\overline{\text{CS}}$.

The data on SDO are grouped into 24-bit packets consisting of an 18-bit conversion result, followed by a zero, 2-bit analog channel ID and 3-bit SoftSpan code, all presented MSB first. As suggested in Figures 20 and 21, SDO outputs these packets for all analog input channels in a sequential, circular manner. For example, the first 24-bit packet output on SDO corresponds to analog input channel 0, followed by the packets for channels 1, 2 and 3. The data output on SDO then wraps back to channel 0, and this pattern repeats indefinitely.





Serial LVDS Output Data Capture

As shown in Table 3, full 400ksps per channel throughput can be achieved with a 130MHz SCKI frequency by capturing four packets (48 SCKI cycles total) of DDR data from SD0. The LTC2344-18 supports LVDS SCKI frequencies up to 250MHz.

Programming the SoftSpan Configuration Register in LVDS I/O Mode

The internal 12-bit SoftSpan configuration register controls the SoftSpan range for all analog input channels of the LTC2344-18. The default state of this register after power-up or resetting the device is all ones, configuring each channel to convert in SoftSpan 7, the $\pm V_{\text{REFRUE}}$ range (see Table 1a). The state of this register may be modified by providing a new 12-bit SoftSpan configuration word on SDI during the data transaction window shown in Figure 20. New SoftSpan configuration words are only accepted within this recommended data transaction window, but SoftSpan changes take effect immediately with no additional analog input settling time required before starting the next conversion. Setting a channel's SoftSpan code to SS[2:0] = 000 immediately disables the channel, resulting in a corresponding reduction in t_{CONV} on the next conversion. Similarly, enabling a previously disabled channel requires no additional analog input settling time before starting the next conversion. The mapping between the serial SoftSpan configuration word, the internal SoftSpan configuration register, and each channel's 3-bit SoftSpan code is illustrated in Figure 19.

If fewer than 12 SCKI edges (rising plus falling) are provided during a data transaction window, the partial word received on SDI will be ignored and the SoftSpan configuration register will not be updated. If exactly 12 SCKI edges are provided, the SoftSpan configuration register will be updated to match the received SoftSpan configuration word, S[11:0]. The one exception to this behavior occurs when S[11:0] is all zeros. In this case, the SoftSpan configuration register will not be updated, allowing applications to retain the current SoftSpan configuration state by idling SDI low. If more than 12 SCKI edges are provided during a data transaction window, each complete 12-bit word received on SDI will be interpreted as a new SoftSpan configuration word and applied to the SoftSpan configuration register as described above. Any partial words are ignored.

Typically, applications will update the SoftSpan configuration register in the manner shown in Figures 20 and 21. After the opening of a new data transaction window at the falling edge of BUSY, the user supplies a 12-bit DDR SoftSpan configuration word on SDI during the first 12 SCKI cycles. This new word overwrites the internal configuration register contents following the 6th SCKI falling edge. The user then holds SDI low for the remainder of the data transaction window causing the register to retain its contents regardless of the number of additional SCKI cycles applied. SoftSpan settings may be retained across multiple conversions by holding SDI low for the entire data transaction window, regardless of the number of SCKI cycles applied.




Figure 21. Internal SoftSpan Configuration Register Behavior. Serial LVDS Bus Response to $\overline{\text{CS}}$





BOARD LAYOUT

To obtain the best performance from the LTC2344-18, a four-layer printed circuit board (PCB) is recommended. Layout for the PCB should ensure the digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital clocks or signals alongside analog signals or underneath the ADC. Also minimize the length of the REFBUF to GND (Pin 11) bypass capacitor return loop, and avoid routing CNV near signals which could potentially disturb its rising edge.

Supply bypass capacitors should be placed as close as possible to the supply pins. Low impedance common returns for these bypass capacitors are essential to the low noise operation of the ADC. A single solid ground plane is recommended for this purpose. When possible, screen the analog input traces using ground.

Reference Design


For a detailed look at the reference design for this converter, including schematics and PCB layout, please refer to DC2520, the evaluation kit for the LTC2344-18.



2344181

PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC2344-18#packaging for the most recent package drawings.



UH Package

- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
- MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE





234418f