

1.5GHz to 7GHz Programmable Gain Downconverting Mixer

The [LTC®5555](https://www.analog.com/LTC5555?doc=LTC5555.pdf) programmable gain downconverting mixer is ideal for receivers that require precise gain setting. The IC incorporates an active mixer and a digital IF VGA with 15.5dB gain control range. The IF gain is programmed in

An enable pin allows for fast turn-on and shutdown.

An integrated RF transformer provides a single-ended 50 Ω input. The differential LO input is designed for single-ended or differential drive. The differential IF output simplifies the interface to differential IF filters and amplifiers. The mixer is optimized for the 3GHz to 7GHz RF frequency range but may be used down to 1.5GHz with degraded performance.

0.5dB steps through the SPI or parallel interface.

All registered trademarks and trademarks are the property of their respective owners.

A reduced power modes is also available.

FEATURES DESCRIPTION

- Optimized Gain Flatness from 2.5GHz to 7GHz
- 31dBm Output IP3
- ⁿ **9dB Power Conversion Gain**
- ⁿ **15.5dB Adjustable Gain Range**
- SPI or Parallel Gain Control in 0.5dB Steps
- Very Small Solution Size
- 3.3V Single Supply
- **E** Low Power and Shutdown Modes
- **28-Lead (4mm** \times **5mm) QFN Package**

APPLICATIONS

- 3.6GHz, 4.8GHz and 5.8GHz Band Wireless Infrastructure Receivers
- Wireless Repeaters
- Military Radar and Communications Receivers
- Test and Measurement Equipment
- Software-Defined Radios

SDO

C_{SB}

CLK

BPF

SDI

SPI

LATCH

PARALLEL DATA (5 BITS) PS

MIIX

TYPICAL APPLICATION

Receiver with Programmable 0.5dB Gain Steps LTC5555 Conversion Gain vs 3.3V 3.3V **RPF** IF – IF+ IF LTC6430 RF $L0^+$ \bullet $L0$ LO– LPF $\overline{1}$ –4 –2 0 $\overline{2}$ 4 6 8 10 GC (dB)

LTC5555

RF Frequency and IF Attenuation (0.5dB Gain Steps)

Rev. 0

LNA

5555 TA01a

ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION

(Notes 1, 2)

ORDER INFORMATION

Contact the factory for parts specified with wider operating temperature ranges.

[Tape and reel specifications.](https://www.analog.com/media/en/package-pcb-resources/package/tape-reel-rev-n.pdf) Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

temperature range, otherwise specifications are at T_C = 25°C. V_{CC} = V_{DD} = 3.3V. Test circuit shown in [Figure 1](#page-14-0). (Notes 3, 5)

temperature range, otherwise specifications are at T_C = 25°C. V_{CC} = V_{DD} = 3.3V, EN = High, P_{LO} = 0dBm. Test circuit shown in Figure 1. **(Notes 3, 4, 5)**

temperature range, otherwise specifications are at T_C = 25°C. V_{CC} = V_{DD} = 3.3V, EN = High, P_{RF} = -6dBm/Tone, P_{LO} = 0dBm, unless **otherwise noted. Test circuit shown in Figure 1. (Notes 3, 4, 5)**

2.6GHz to 6.4GHz RF Input Matching (See Figure 1): RF = 3.6GHz, IF = 270MHz, Low Side LO

temperature range, otherwise specifications are at TC = 25°C. VCC = VDD = 3.3V, EN = High, PRF = –6dBm/Tone, PLO = 0dBm, unless otherwise noted. Test circuit shown in Figure 1. (Notes 3, 4, 5)

RF = 4.6GHz, IF = 270MHz, Low Side LO

temperature range, otherwise specifications are at T_C = 25°C. V_{CC} = V_{DD} = 3.3V, EN = High, P_{RF} = –6dBm/Tone, P_{LO} = 0dBm, unless **otherwise noted. Test circuit shown in Figure 1. (Notes 3, 4, 5)**

2.2GHz to 3.2GHz RF Input Matching (See Figure 1): RF = 2.6GHz, IF = 270MHz, Low Side LO

1.5GHz to 2.1GHz RF Input Matching (See Figure 1): RF = 1.8GHz, IF = 270MHz, Low Side LO

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The mixer output pins on this device are sensitive to ESD greater than 1kV (HBM). Proper ESD handling precautions must be observed. All other pins withstand 2kV.

Note 3: The LTC5555 is guaranteed functional over the –40°C to 105°C case temperature range.

Note 4: SSB Noise Figure measured with a small-signal noise source, bandpass filter and 2dB matching pad on RF input, and bandpass filter on the LO input.

Note 5: SPI and parallel timing guaranteed by design, not subject to test.

7

PRF = –6dBm/Tone, ∆**f = 2MHz, PLO = 0dBm, VCC = 3.3V, VDD = 3.3V, TC = 25°C, full power mode, unless otherwise noted.**

2.6GHz to 6.4GHz RF Input Matching: IF = 270MHz, Low Side LO

5555 G08

5555 G07

Rev. 0

5555 G09

 P_{RF} = -6 dBm/Tone, Δf = 2MHz, P_{L0} = 0dBm, V_{CC} = 3.3V, V_{DD} = 3.3V, T_C = 25°C, full power mode, unless otherwise noted.

2.6GHz to 6.4GHz RF Input Matching: IF = 270MHz, Low Side LO

Rev. 0

9

 P_{RF} = -6 dBm/Tone, Δf = 2MHz, P_{L0} = 0dBm, V_{CC} = 3.3V, V_{DD} = 3.3V, T_C = 25°C, full power mode, unless otherwise noted.

2.6GHz to 6.4GHz RF Input Matching: IF = 270MHz, Low Side LO

5555 G26

SSB NF (dB)

IIP3 (dBm) 20.3 21.3 22.3 23.3 24.3 25.3

5555 G25

CONVERSION GAIN (dB)

5555 G24

PRF = –6dBm/Tone, ∆**f = 2MHz, PLO = 0dBm, VCC = 3.3V, VDD = 3.3V, TC = 25°C, full power mode, unless otherwise noted.**

2.2GHz to 3.2GHz RF Input Matching: RF = 2.6GHz, IF = 270MHz, Low Side LO

11

 P_{RF} = -6 dBm/Tone, Δf = 2MHz, P_{L0} = 0dBm, V_{CC} = 3.3V, V_{DD} = 3.3V, T_C = 25°C, full power mode, unless otherwise noted.

1.5GHz to 2.1GHz RF Input Matching: RF = 1.8GHz, IF = 270MHz, Low Side LO

PIN FUNCTIONS

GND (Pins 1, 8, 14, 15, 16 Exposed Pad Pin 29): Ground. These pins must be soldered to the RF ground plane on the circuit board. The exposed pad provides both electrical ground contact and thermal contact to the printed circuit board.

AI–, AI+ (Pins 2, 3): Differential IF Attenuator Inputs. These pins are internally biased to $V_{CC/2}$ when V_{CC} is applied. Therefore, a series DC-blocking capacitor must be used.

EN (Pin 4): Enable Control Pin. A CMOS logic high will enable the IC. This pin has an internal 330k pull-down resistor, so if unconnected, the IC will be disabled.

V_{CC} (Pin 5): Power Supply Pin. This pin must be connected to a regulated 3.3V supply with a bypass capacitor located close to the pin. Typical DC current consumption is 41mA. The Supply voltage on this pin defines the logic levels for the EN and PS pins.

MO+, MO– (Pins 6, 7): Mixer Open-Collector Differential IF Outputs. These pins must be connected to V_{CC} through pull-up inductors or transformer windings. Typical DC current is 27mA into each pin.

RF (Pin 9): Single-Ended RF Input. This pin is internally biased to $V_{CC/2}$ when V_{CC} is applied. Therefore, a series DC-blocking capacitor must be used.

CSB (Pin 10): Serial Port Chip Select and Parallel Data Latch. In serial control mode this CMOS input allows serial port communication when driven low and ends the burst when taken back high. In parallel mode, a rising edge on this pin loads the parallel data on pins $17 - 21$ into the internal data latch. See the [Applications Information](#page-15-0) section for more details.

CLK (Pin 11): Serial Port Clock. This CMOS input clocks serial port input data on its rising edge. See the [Applica](#page-15-0)[tions Information](#page-15-0) section for more details. This pin is inactive when PS is high.

SDI (Pin 12): Serial Port Data Input. This CMOS input is used to load serial data into the 8-bit register. See [Ap](#page-15-0)[plications Information](#page-15-0) section for more details. This pin is inactive when PS is high.

SDO (Pin 13): Serial Port Data Output. This CMOS tri-state output presents data from the serial port during a read communication burst. Optionally, attach a resistor of >200k to GND to prevent a floating output. See the [Applications](#page-15-0) [Information](#page-15-0) section for more details. This pin is inactive when PS is high.

D4, D3, D2, D1, D0 (Pins 17 – 21): Parallel Control Pins for Gain. These CMOS inputs control the IF DVGA gain when the CSB pin transitions from low to high. The gain may also be controlled through the serial port when PS is low. For serial only control, it is recommended that these pins be grounded.

PS (Pin 22): Parallel Select Pin. A CMOS logic high will enable IF DVGA control using the parallel data pins (pins 17 – 21). A CMOS logic low allows the SPI port to control the gain while ignoring the voltages on the parallel data pins. This pin has an internal 330k pull-down resistor.

RP (Pin 23): Reduced Power Select Pin. A CMOS logic low on this pin sets the IC to full power mode, unless programmed to reduced power mode by the SPI. A CMOS logic high programs the IC to reduced power mode, independent of the SPI. This pin has an internal 330k pull-down resistor.

LO–, LO+ (Pins 24, 25): Differential Local Oscillator Input. These pins are internally connected to ESD diodes to ground. Therefore, series DC-blocking capacitors must be used if the LO source has a DC voltage present. Singleended or differential drive may be used. Each pin is internally matched to 50 $Ω$, even when the mixer is disabled.

V_{DD} (Pin 26): Power Supply Pin for SPI and Parallel Interface Logic. This pin must be connected to a regulated 1.8V to 3.3V supply. Typical DC current consumption is less than 1mA with CSB low and the clock running at 10MHz. When idle, typical current consumption is less than 500μA. The Supply voltage on this pin defines the logic levels for the SPI I/O pins (CSB, CLK, SDI, and SDO), the parallel data pins (D0 − D4) and the RP pin.

IF–, IF+ (Pins 27, 28): Open Collector Differential IF Buffer Output. These pins must be connected to V_{CC} through pull-up inductors. Typical DC current is 48mA per pin.

BLOCK DIAGRAM

TEST CIRCUIT

Figure 1. Test Circuit Schematic with 100Ω Matched Differential IF Outputs

Introduction

The LTC5555 is an RF-to-IF downconversion mixer with an integrated LO buffer. The IC also includes an IF DVGA (digital variable gain amplifier) consisting of a programmable 15.5dB range digital IF attenuator with 0.5dB steps, and a fixed-gain IF buffer amplifier. The cascaded RF-to-IF conversion gain ranges from 9.2dB at maximum IF gain, to –6.7dB at minimum IF gain. The IF frequency response is flat within 1dB from 30MHz to 450MHz, and may be modified by adjusting the values of the external pull-up inductors.

The IC can be programmed to a reduced power mode via the RP pin, resulting in a 23% power savings, with reduced linearity performance. The test circuit schematic in [Figure](#page-14-0) [1](#page-14-0) shows the external components used to characterize the IC. The evaluation board is shown in [Figure 2](#page-15-1).

Figure 2. Evaluation Board

RF Inputs

A block diagram of the RF input is shown in [Figure 3](#page-15-3). The input includes an integrated transformer and a differential RF buffer amplifier. The transformer's primary winding is biased at $V_{CC}/2$ and therefore requires an external DCblocking capacitor.

Figure 3. RF Input Block Diagram

The RF inputs are 50 Ω matched from 2.6GHz to 6.4GHz, requiring only a 1.2pF series capacitor (C1) for DC-blocking. Shunt reactance C12 is used to tune the inputs down to 1.5GHz, or up to 7GHz. [Figure 1](#page-14-0) summarizes the external matching component values for all bands. Measured RF input return loss for each band is shown in [Figure 4.](#page-15-2)

Figure 4. RF Input Return Loss for Each Band

LO Input

A simplified schematic of the LO input is shown in [Fig](#page-16-0)[ure 5](#page-16-0). A differential input is provided, although the IC is characterized and production-tested with single-ended drive. Differential LO drive may improve performance slightly. The LO input is internally matched to 50Ω from 500MHz to 5GHz, requiring no external components. Adding shunt capacitor C7(0.2pF), extends the LO input match up to 7GHz. ESD protection diodes on each input

limit the peak voltage swing to approximately $±700mV$ (+7dBm), although higher LO drive, up to 10dBm will not damage the input. An external DC-blocking capacitor is only needed if the LO source has DC voltage present. The measured LO input return loss is shown in [Figure 6,](#page-16-1) with and without C7.

Figure 5. LO Input Schematic

Figure 6. LO Input Return Loss

IF Outputs

A simplified IF output schematic, with external matching components, is shown in [Figure 7](#page-16-3). The final output stage is differential open-collector with integrated matching resistors, capacitors and ESD protection diodes. Each output pin must be biased at the supply voltage (V_{CC}) using external chokes (L7 and L8). Each pin draws approximately 48mA of DC supply current (96mA total), therefore, inductors with low DC resistance (<1 Ω), are required for the highest output IP3 and P1dB.

Figure 7. IF Output Schematic

The integrated output resistors set the differential output resistance at 206Ω. C6, L5 and L6 form a 2:1 impedance transformer which transforms the output to 100Ω differential. If a 200 Ω output is desired. C6 is not used and the values of L5 and L6 are reduced to the values shown in [Table 1.](#page-16-2) C4 and C5 are DC-blocking capacitors, which may be omitted if the following stage is already DC-blocked.

The standard evaluation board is built with 100Ω differential IF outputs, but also has pads which allow the use of IF transformers to provide 50Ω single-ended outputs. To implement this, it is recommended to use the 200 Ω matching shown in [Table 1](#page-16-2) and 4:1 IF transformers. [Figure 17](#page-22-0) shows the circuit schematic and measured performance using this approach.

Table 1. IF Output Matching Element Values

The differential IF output impedance vs frequency is listed in [Table 2](#page-17-0). The impedances are at the package pins with no external components. Measured IF output return losses vs frequency for 100 Ω differential matching is shown in [Figure 8](#page-17-1).

Figure 8. IF Output Return Loss (100Ω Differential Matching)

Mixer Output to IF DVGA Interface

The mixer's 200 Ω differential output impedance matches the IF DVGA's 200 Ω differential input impedance, even over normal process variation due to the monolithic implementation. This assures minimal and repeatable DNL and INL over the full IF attenuation range. Furthermore, the mixer output and DVGA input include integrated matched capacitors, which simplify the realization of a lowpass

filter between the mixer and DVGA. This filter attenuates undesired high frequency mixing products and LO leakage before entering the DVGA.

A simplified schematic of the interface is shown in [Figure](#page-17-2) [9.](#page-17-2) L3 and L4 connect the mixer output to the DVGA input, while forming a 1GHz 3rd-order, 0.2dB ripple Chebyshev lowpass filter. L1 and L2 supply DC current to the mixer and C2 and C3 are DC-blocking capacitors.

Figure 9. Mixer to IF DVGA Interface

An equivalent AC schematic of the lowpass filter is shown in [Figure 10,](#page-17-3) where the mixer output and DVGA input are modeled as 200Ω in parallel with 1pF. The mixer supply chokes and series DC blocking capacitors are ignored in this schematic.

Figure 10. Equivalent Lowpass Filter Schematic

It's also possible to implement a bandpass filter between the mixer and DVGA. An example is shown in [Figure 11](#page-18-0), where a 3rd-order bandpass filter is realized by changing the values of the reactive components and adding C13, C14 and L9. [Figure 20](#page--1-0) shows measured conversion gain vs IF output frequency using this bandpass topology.

Figure 11. 3rd-Order Bandpass Filter Realization

IF DVGA Phase vs IF Attenuation

Ideally, the phase of the IF output would be constant over the full IF attenuation range. Practically, there is some phase shift due to circuit parasitics in the attenuator. The LTC5555's IF DVGA is optimized for the lowest possible phase variation (or phase error) over the full IF attenuation range. Phase error vs IF attenuation for the complete IF section is listed in [Table 3](#page-18-1).

Table 3. IF Phase Error vs IF Attenuation

Downconverter Performance vs IF Attenuation

RF-IF conversion gain, IIP3, OIP3 and noise figure over the full 15.5dB attenuation range is shown in [Figure 12](#page-18-2). The same data is listed in [Table 4](#page-18-3) with the INL and DNL at each attenuator setting.

Figure 12. Downconverter RF-IF Conversion Gain, IIP3, OIP3 5555 F12**and Noise Figure vs IF Attenuation.**

Table 4. Conversion Gain, IIP3, OIP3 and SSB NF vs IF Attenuation (RF = 3.6GHz, IF = 270MHz, Low Side LO)

Individual Stage Performance

The LTC5555 is characterized, specified and productiontested as a complete downconverter, from the RF input to the final IF output. For some applications, it may be preferred to insert a higher selectivity IF filter between the mixer and IF DVGA. To help with system performance

calculations, the nominal performance of the mixer is shown in [Table 5](#page-19-0) and the IF DVGA performance is listed in [Table 6](#page-19-1). This information is provided for reference only as these blocks are not production-tested independently.

Control and Data Pin Interfaces

[Figure 13](#page-19-2) shows a schematic of the control and data pin interfaces. As shown, all of the pins are protected by ESD diodes. The positive ESD diode for EN is connected to V_{CC} while the positive ESD diodes on the other pins are connected to V_{DD} . If the enable function is not needed, the enable pin can be connected directly to the adjacent V_{CC} pin. The EN, PS and RP pins have 330k pull-down resistors, so if left floating, the pins will be pulled low. The voltage on the enable pin should never exceed V_{CC} by more than 0.3V, otherwise supply current may be sourced through the upper ESD diodes. The other pins should not exceed V_{DD} by 0.3V for the same reason. Voltage should not be applied to the control and data pins before the supply voltages are applied to V_{CC} and V_{DD} . If this occurs, damage to the IC may result.

Supply Voltage Ramping

Fast ramping of the supply can cause a current glitch in the internal ESD protection circuits. Depending on the supply inductance, this could result in a supply voltage transient

Figure 13. Control and Data Pin Interfaces

that exceeds the maximum rating. A supply voltage ramp time greater than 1ms is recommended.

Supply voltage for V_{CC} (Pin 5) and the IF amplifier (Pins 27 and 28) are connected on the evaluation board, which assures that they all ramp up and down at the same rate. If they are powered independently in the final application circuit, care must be taken to assure that the IF amplifier supply pins go high before the V_{CC} pin and go low after the V_{CC} pin.

SPI DESCRIPTION

IF DVGA attenuator control and power mode may be programmed through the 3-wire SPI consisting of CSB, CLK and SDI. A fourth pin, SDO, is a serial output available to read out the contents of the registers. The SDO pin may also be used to daisy-chain multiple SPI interfaces on a single bus. For example, in a 4-channel receiver application, all four LTC5555 down converters can be programmed with a single, 32-bit load, while sharing a common CSB line.

A block diagram of the SPI is shown in [Figure 14](#page-20-0). As shown, it is an 8-bit double-buffered FIFO slave architecture. Logic levels for the digital inputs and SDO output are 1.8V to 3.3V CMOS compatible, determined by the supply voltage on the V_{DD} pin. An internal POR (power-on-reset) connected to the V_{DD} pin, resets all 8-bits to logic 0 at power-up, or when V_{DD} drops below 0.5V and then rises back above 1.2V. The POR requires approximately 100μs to reset the registers.

SPI PROGRAMMING

Data transfers to the part are accomplished by first taking CSB low to enable the port. Then, serial input data on SDI is captured on the rising edge of CLK and shifted into an 8-bit shift register, MSB first. Serial data from the registers is driven out to SDO on the clock's falling edge. The communication burst is terminated by taking CSB high. The rising edge on CSB will then latch the shift-register's contents into an 8-bit buffer D-latch. The buffer latch prevents the downconverter's gain and power mode from changing while data is loaded. See [Figure 15](#page-20-1) for timing details.

When CSB is high, the clock and data inputs are internally gated off, minimizing current consumption when not selected, and the SDO output is high impedance. However, it is recommended that the serial interface signals should remain idle between data transfers to avoid digital noise coupling into the RF signal paths.

A memory map of the register contents is shown in [Table 7,](#page-21-0) with detailed bit descriptions in [Table 8.](#page-21-1) Each bit's default power-up value is also shown in [Table 8](#page-21-1), which is:

- OdB IF attenuation (maximum gain)
- Full power mode

Figure 14. SPI Block Diagram

Table 7. Serial Port Register Contents

Table 8. Serial Port Register Bit Field Summary

PARALLEL PROGRAMMING MODE

The IF gain can be programmed directly using the parallel input pins (pins 17 – 21) when the Parallel Select pin (PS) is set high. (See the [Pin Functions](#page-12-0) section for descriptions of the parallel data input pins.) As illustrated in [Figure 14](#page-20-0), the parallel data input pins are connected to an internal data latch and the CSB pin functions as the latch enable. When the CSB input transitions from logic low to high, the data present at pins $17 - 21$ are latched in and take effect. See [Figure 16](#page-21-2) for timing details.

Logic levels for the parallel data inputs are 1.8V to 3.6V CMOS compatible, as determined by the supply voltage on the V_{DD} pin. An internal POR (power-on-reset) connected to the V_{DD} pin, resets the internal latch outputs to logic 0 at power-up, or when V_{DD} drops below 0.5V and then rises back above 1.2V. The POR requires approximately 100µs to reset the parallel data latch.

Spurious Output Levels

Spurious output levels vs harmonics of the RF and LO are tabulated in [Table 9](#page-21-3). The spur levels were measured using the test circuit shown in [Figure 1](#page-14-0), with an RF input power of –6dBm and 6dB of IF attenuation. [Table 9\(](#page-21-3)a) shows the relative spur levels in full power mode and [Table 9\(](#page-21-3)b) shows the relative spur levels in reduced power mode. The mixer spur levels are insensitive to the IF attenuation setting.

The spur frequencies can be calculated using the following equation:

$$
\mathsf{f}_{SPUR} = (\mathsf{M} \bullet \mathsf{f}_{\mathsf{RF}}) - (\mathsf{N} \bullet \mathsf{f}_{\mathsf{LO}})
$$

Table 9. IF Output Spur Levels (dBc). (RF = 3.6GHz, PRF = –6dBm, IF = 270MHz, Low Side LO, P_{L0} = 0dBm, 3dB IF Attenuation, T_c = 25^oC)

(a). Full Power Mode

*Less than –85dBc

(b). Reduced Power Mode

*Less than –85dBc

Figure 16. Parallel Timing Diagram

Single-Ended IF Outputs Using a Balun

The LTC5555 evaluation board has differential IF outputs, but can be modified for single-ended operation by inserting a 4:1 balun, as shown in [Figure 17](#page-22-0). The 10nH series inductors at the differential IF output compensate for the IF amplifier's output capacitance, producing a 200 Ω differential output up to approximately 500MHz. The 4:1 balun then converts the 200 Ω differential output to 50 Ω single-ended. For applications with IF frequency less than 250MHz, the series 10nH inductors are not needed.

[Figure 17](#page-22-0) shows the measured conversion gain vs IF output frequency, using a Mini-Circuits TCM4-19+ balun. The RF input was swept from 3.35GHz to 3.85GHz using a fixed 3.33GHz LO, producing an IF output ranging from 20MHz to 520MHz. Measured conversion gain for the standard 100 $Ω$ differential output matching is also shown on the same graph for comparison, highlighting the insertion loss of the balun.

TYPICAL APPLICATIONS

5.6GHz to 7.2GHz RF Application with Wideband IF

The LTC5555's RF inputs are optimized for operation up to 6GHz, but may be used up to 8GHz with degraded performance. [Figure 18](#page-23-0) shows an example where the RF input is matched from 5.6GHz to 7.2GHz and the IF output is matched for wideband operation up to 800MHz. The measured performance is summarized in [Figure 19](#page-23-1), where the RF input is swept from 6.1GHz to 6.9GHz, with a fixed 6.03GHz LO, resulting in a wideband 70MHz to 870MHz IF output, centered at 470MHz.

Figure 18. 5.6GHz to 7.2GHz Input Matching with Wideband IF Output Match

Figure 19. Measured Performance for 5.6GHz to 7.2GHz Downconverter with Wideband IF Output

PIN 1 NOTCH

PACKAGE DESCRIPTION

UFD Package 28-Lead Plastic QFN (4mm × **5mm)** (Reference LTC DWG # 05-08-1712 Rev C)

RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED

NOTE:

1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WGHD-3).

2. DRAWING NOT TO SCALE

- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
- MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
	- ON THE TOP AND BOTTOM OF PACKAGE