

OLOGY Dual, 18-Bit, 666ksps/ch Differential SoftSpan ADC with Wide Input Common Mode Range

### **FEATURES**

- 666ksps per Channel Throughput
- Two Simultaneous Sampling Channels
- ±4LSB INL (Maximum)
- Guaranteed 18-Bit, No Missing Codes
- Differential, Wide Common Mode Range Inputs
- Per-Channel SoftSpan Input Ranges:
   ±4.096V, 0V to 4.096V, ±2.048V, 0V to 2.048V
   ±5V, 0V to 5V, ±2.5V, 0V to 2.5V
- 95dB Single-Conversion SNR (Typical)
- -114dB THD (Typical) at f<sub>IN</sub> = 2kHz
- 105dB CMRR (Typical) at f<sub>IN</sub> = 200Hz
- Rail-to-Rail Input Overdrive Tolerance
- Guaranteed Operation to 125°C
- Integrated Reference and Buffer (4.096V)
- SPI CMOS (1.8V to 5V) and LVDS Serial I/O
- Internal Conversion Clock, No Cycle Latency
- 74mW Power Dissipation (Typical)
- 32-Lead (5mm × 5mm) QFN Package

## **APPLICATIONS**

- Programmable Logic Controllers
- Industrial Process Control
- Medical Imaging
- High Speed Data Acquisition

## DESCRIPTION


The LTC®2341-18 is an 18-bit, low noise 2-channel simultaneous sampling successive approximation register (SAR) ADC with differential, wide common mode range inputs. Operating from a 5V supply and using the internal reference and buffer, both channels of this SoftSpan<sup>TM</sup> ADC can be independently configured on a conversion-by-conversion basis to accept  $\pm 4.096V$ , 0V to 4.096V,  $\pm 2.048V$ , or 0V to 2.048V signals. One channel may also be disabled to increase throughput on the other channel.

The wide input common mode range and 105dB CMRR of the LTC2341-18 analog inputs allow the ADC to directly digitize a variety of signals, simplifying signal chain design. This input signal flexibility, combined with ±4LSB INL, no missing codes at 18 bits, and 95dB SNR, makes the LTC2341-18 an ideal choice for many applications requiring wide dynamic range.

The LTC2341-18 supports pin-selectable SPI CMOS (1.8V to 5V) and LVDS serial interfaces. Either one or two lanes of data output may be employed in CMOS mode, allowing the user to optimize bus width and throughput.

T, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and SoftSpan is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 7705765, 7961132, 8319673, 9197235

## TYPICAL APPLICATION




## **ABSOLUTE MAXIMUM RATINGS**

#### (Notes 1, 2)

Supply Voltage (V <sub>DD</sub> )6V
Supply Voltage (OV <sub>DD</sub> )6V
Internal Regulated Supply Bypass (V <sub>DDLBYP</sub> ) (Note 3)
Analog Input Voltage
INO+, IN1+,
INO <sup>-</sup> , IN1 <sup>-</sup> (Note 4)0.3V to (V <sub>DD</sub> + 0.3V)
REFIN0.3V to 2.8V
REFBUF, CNV (Note 4)0.3V to (V <sub>DD</sub> + 0.3V)
Digital Input Voltage (Note 4) $-0.3V$ to $(0V_{DD} + 0.3V)$
Digital Output Voltage (Note 4) – 0.3V to (OV <sub>DD</sub> + 0.3V)
Power Dissipation 500mW
Operating Temperature Range
LTC2341C0°C to 70°C
LTC2341I40°C to 85°C
LTC2341H40°C to 125°C
Storage Temperature Range65°C to 150°C

## PIN CONFIGURATION



## ORDER INFORMATION http://www.linear.com/product/LTC2341-18#orderinfo

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2341CUH-18#PBF	LTC2341CUH-18#TRPBF	234118	32-Lead (5mm × 5mm) Plastic QFN	0°C to 70°C
LTC2341IUH-18#PBF	LTC2341IUH-18#TRPBF	234118	32-Lead (5mm × 5mm) Plastic QFN	-40°C to 85°C
LTC2341HUH-18#PBF	LTC2341HUH-18#TRPBF	234118	32-Lead (5mm × 5mm) Plastic QFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.



## **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP MAX	UNITS
V <sub>IN</sub> +	Absolute Input Range (INO+, IN1+)	(Note 6)	•	0	$V_{DD}$	V
V <sub>IN</sub> -	Absolute Input Range (INO <sup>-</sup> , IN1 <sup>-</sup> )	(Note 6)	•	0	$V_{DD}$	V
V <sub>IN</sub> + - V <sub>IN</sub> -	Input Differential Voltage Range	SoftSpan 7: ±V <sub>REFBUF</sub> Range (Note 6) SoftSpan 6: ±V <sub>REFBUF</sub> /1.024 Range (Note 6) SoftSpan 5: 0V to V <sub>REFBUF</sub> /1.024 Range (Note 6) SoftSpan 4: 0V to V <sub>REFBUF</sub> /1.024 Range (Note 6) SoftSpan 3: ±0.5 • V <sub>REFBUF</sub> Range (Note 6) SoftSpan 2: ±0.5 • V <sub>REFBUF</sub> /1.024 Range (Note 6) SoftSpan 1: 0V to 0.5 • V <sub>REFBUF</sub> Range (Note 6)	•	-V <sub>REFBUF</sub> /1.024 0 0 -0.5 • V <sub>REFBUF</sub> /1.024 0 -0.5 • V <sub>REFBUF</sub> /1.024	VREFBUF VREFBUF/1.024 VREFBUF VREFBUF/1.024 0.5 • VREFBUF 0.5 • VREFBUF/1.024 0.5 • VREFBUF/1.024	V V V V V
V <sub>CM</sub>	Input Common Mode Voltage Range	(Note 6)	•	0	$V_{DD}$	V
$\overline{V_{IN}+-V_{IN}-}$	Input Differential Overdrive Tolerance	(Note 7)	•	-V <sub>DD</sub>	$V_{DD}$	V
I <sub>IN</sub>	Analog Input Leakage Current		•	-1	1	μA
C <sub>IN</sub>	Analog Input Capacitance	Sample Mode Hold Mode			90 10	pF pF
CMRR	Input Common Mode Rejection Ratio	$V_{IN}$ + = $V_{IN}$ - = 3.6 $V_{P-P}$ 200Hz Sine	•	88	105	dB
V <sub>IHCNV</sub>	CNV High Level Input Voltage		•	1.3		V
V <sub>ILCNV</sub>	CNV Low Level Input Voltage		•		0.5	V
I <sub>INCNV</sub>	CNV Input Current	$V_{IN} = 0V \text{ to } V_{DD}$	•	-10	10	μΑ

## **CONVERTER CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 8)

SYMBOL	PARAMETER	CONDITIONS			TYP	MAX	UNITS
	Resolution		•	18			Bits
	No Missing Codes		•	18			Bits
	Transition Noise	SoftSpans 7 and 6: ±4.096V and ±4V Ranges SoftSpans 5 and 4: 0V to 4.096V and 0V to 4V Ranges SoftSpans 3 and 2: ±2.048V and ±2V Ranges SoftSpan 1: 0V to 2.048V Range			1.6 3.2 3.2 6.3		LSB <sub>RMS</sub> LSB <sub>RMS</sub> LSB <sub>RMS</sub>
INL	Integral Linearity Error	(Note 9)	•	-4	±1.5	4	LSB
DNL	Differential Linearity Error	(Note 10)	•	-0.9	±0.5	0.9	LSB
ZSE	Zero-Scale Error	(Note 11)	•	-500	±50	500	μV
	Zero-Scale Error Drift				±2		μV/°C
FSE	Full-Scale Error	V <sub>REFBUF</sub> = 4.096V (REFBUF Overdriven) (Note 11)	•	-0.13	±0.025	0.13	%FS
	Full-Scale Error Drift				±2.5		ppm/°C

# **DYNAMIC ACCURACY** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $A_{IN} = -1 dBFS$ . (Notes 8, 12)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
SINAD	Signal-to-(Noise + Distortion) Ratio	SoftSpans 7 and 6: ±4.096V and ±4V Ranges, f <sub>IN</sub> = 2kHz SoftSpans 5 and 4: 0V to 4.096V and 0V to 4V Ranges, f <sub>IN</sub> = 2kHz SoftSpans 3 and 2: ±2.048V and ±2V Ranges, f <sub>IN</sub> = 2kHz SoftSpan 1: 0V to 2.048V Range, f <sub>IN</sub> = 2kHz	•	91.0 85.0 85.1 79.3	95.0 89.1 89.1 83.3		dB dB dB dB
SNR	Signal-to-Noise Ratio	SoftSpans 7 and 6: $\pm 4.096$ V and $\pm 4$ V Ranges, $f_{IN} = 2$ kHz SoftSpans 5 and 4: 0V to 4.096V and 0V to 4V Ranges, $f_{IN} = 2$ kHz SoftSpans 3 and 2: $\pm 2.048$ V and $\pm 2$ V Ranges, $f_{IN} = 2$ kHz SoftSpan 1: 0V to 2.048V Range, $f_{IN} = 2$ kHz	•	91.1 85.2 85.1 79.3	95.0 89.1 89.1 83.3		dB dB dB dB
THD	Total Harmonic Distortion	SoftSpans 7 and 6: $\pm 4.096$ V and $\pm 4$ V Ranges, $f_{IN} = 2$ kHz SoftSpans 5 and 4: 0V to 4.096V and 0V to 4V Ranges, $f_{IN} = 2$ kHz SoftSpans 3 and 2: $\pm 2.048$ V and $\pm 2$ V Ranges, $f_{IN} = 2$ kHz SoftSpan 1: 0V to 2.048V Range, $f_{IN} = 2$ kHz	•		-114 -111 -110 -109	-99 -95 -95 -95	dB dB dB dB
SFDR	Spurious Free Dynamic Range	SoftSpans 7 and 6: $\pm 4.096$ V and $\pm 4$ V Ranges, $f_{IN} = 2$ kHz SoftSpans 5 and 4: 0V to 4.096V and 0V to 4V Ranges, $f_{IN} = 2$ kHz SoftSpans 3 and 2: $\pm 2.048$ and $\pm 2$ V Ranges, $f_{IN} = 2$ kHz SoftSpan 1: 0V to 2.048V Range, $f_{IN} = 2$ kHz	•	99 95 95 95	115 112 111 110		dB dB dB dB
	Channel-to-Channel Crosstalk	One Channel Converting 3.6V <sub>P-P</sub> 200Hz Sine in ±2.048V Range, Crosstalk to Other Channel			-119		dB
	-3dB Input Bandwidth				22		MHz
	Aperture Delay				1		ns
	Aperture Delay Matching				150		ps
	Aperture Jitter				3		ps <sub>RMS</sub>
	Transient Response	Full-Scale Step, 0.005% Settling			210		ns

## INTERNAL REFERENCE CHARACTERISTICS The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 8)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
$V_{REFIN}$	Internal Reference Output Voltage			2.043	2.048	2.053	V
	Internal Reference Temperature Coefficient	(Note 13)	•		5	20	ppm/°C
	Internal Reference Line Regulation	V <sub>DD</sub> = 4.75V to 5.25V			0.1		mV/V
	Internal Reference Output Impedance				20		kΩ
V <sub>REFIN</sub>	REFIN Voltage Range	REFIN Overdriven (Note 6)		1.25		2.2	V

## **REFERENCE BUFFER CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 8)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>REFBUF</sub>	Reference Buffer Output Voltage	REFIN Overdriven, V <sub>REFIN</sub> = 2.048V	•	4.091	4.096	4.101	V
	REFBUF Voltage Range	REFBUF Overdriven (Notes 6, 14)	•	2.5		5	V
	REFBUF Input Impedance	V <sub>REFIN</sub> = 0V, Buffer Disabled			13		kΩ
I <sub>REFBUF</sub>	REFBUF Load Current	V <sub>REFBUF</sub> = 5V, 2 Channels Enabled (Notes 14, 15) V <sub>REFBUF</sub> = 5V, Acquisition Mode (Note 14)	•		1.3 0.35	1.6	mA mA

## **DIGITAL INPUTS AND DIGITAL OUTPUTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$ . (Note 8)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
CMOS Digi	tal Inputs and Outputs			•			
$\overline{V_{IH}}$	High Level Input Voltage		•	0.8 • OV <sub>DD</sub>			V
$\overline{V_{IL}}$	Low Level Input Voltage		•			0.2 • OV <sub>DD</sub>	V
I <sub>IN</sub>	Digital Input Current	V <sub>IN</sub> = 0V to 0V <sub>DD</sub>	•	-10		10	μA
C <sub>IN</sub>	Digital Input Capacitance				5		pF
$\overline{V_{OH}}$	High Level Output Voltage	I <sub>OUT</sub> = -500μA	•	0V <sub>DD</sub> - 0.2			V
$V_{0L}$	Low Level Output Voltage	I <sub>OUT</sub> = 500μA	•			0.2	V
I <sub>OZ</sub>	Hi-Z Output Leakage Current	V <sub>OUT</sub> = 0V to OV <sub>DD</sub>	•	-10		10	μА
I <sub>SOURCE</sub>	Output Source Current	$V_{OUT} = 0V$			-50		mA
I <sub>SINK</sub>	Output Sink Current	$V_{OUT} = OV_{DD}$			50		mA
LVDS Digit	al Inputs and Outputs		•				
$\overline{V_{\text{ID}}}$	Differential Input Voltage		•	200	350	600	mV
R <sub>ID</sub>	On-Chip Input Termination Resistance	$\frac{\overline{CS}}{\overline{CS}} = 0V, V_{ICM} = 1.2V$ $\overline{CS} = 0V_{DD}$	•	80	106 10	130	Ω MΩ
V <sub>ICM</sub>	Common-Mode Input Voltage		•	0.3	1.2	2.2	V
I <sub>ICM</sub>	Common-Mode Input Current	$V_{IN}$ + = $V_{IN}$ - = 0V to $OV_{DD}$	•	-10		10	μA
$V_{OD}$	Differential Output Voltage	$R_L = 100\Omega$ Differential Termination	•	275	350	425	mV
V <sub>OCM</sub>	Common-Mode Output Voltage	$R_L = 100\Omega$ Differential Termination	•	1.1	1.2	1.3	V
I <sub>OZ</sub>	Hi-Z Output Leakage Current	V <sub>OUT</sub> = 0V to OV <sub>DD</sub>	•	-10		10	μΑ

## **POWER REQUIREMENTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \, ^{\circ}\text{C}$ . (Note 8)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
CMOS I/O	Mode						
$V_{DD}$	Supply Voltage		•	4.75	5.00	5.25	V
OV <sub>DD</sub>	Supply Voltage		•	1.71		5.25	V
I <sub>VDD</sub>	Supply Current	666ksps Sample Rate, 2 Channels Enabled 666ksps Sample Rate, 2 Channels Enabled, V <sub>REFBUF</sub> = 5V (Note 14) Acquisition Mode Power Down Mode (C-Grade and I-Grade) Power Down Mode (H-Grade)	•		13.7 12.3 1.2 65 65	16.0 14.8 2.0 225 500	mA mA mA μA
I <sub>OVDD</sub>	Supply Current	666ksps Sample Rate, 2 Channels Enabled (C <sub>L</sub> = 25pF) Acquisition Mode Power Down Mode	•		2.2 1 1	3.4 20 20	mA μA μA
$P_{D}$	Power Dissipation	666ksps Sample Rate, 2 Channels Enabled Acquisition Mode Power Down Mode (C-Grade and I-Grade) Power Down Mode (H-Grade)	•		74 6.0 0.33 0.33	89 10 1.2 2.6	mW mW mW mW
LVDS I/O	Mode						
$V_{DD}$	Supply Voltage		•	4.75	5.00	5.25	V
OV <sub>DD</sub>	Supply Voltage		•	2.375		5.25	V
I <sub>VDD</sub>	Supply Current	666ksps Sample Rate, 2 Channels Enabled 666ksps Sample Rate, 2 Channels Enabled, V <sub>REFBUF</sub> = 5V (Note 14) Acquisition Mode Power Down Mode (C-Grade and I-Grade) Power Down Mode (H-Grade)	•		15.7 14.4 2.7 65 65	18.0 16.8 3.8 225 500	mA mA mA μΑ
I <sub>OVDD</sub>	Supply Current	666ksps Sample Rate, 2 Channels Enabled (R <sub>L</sub> = 100 $\Omega$ ) Acquisition Mode (R <sub>L</sub> = 100 $\Omega$ ) Power Down Mode	•		7.4 7 1	9.5 8.2 20	mA mA μA
P <sub>D</sub>	Power Dissipation	666ksps Sample Rate, 2 Channels Enabled Acquisition Mode Power Down Mode (C-Grade and I-Grade) Power Down Mode (H-Grade)	•		97 31 0.33 0.33	114 40 1.2 2.6	mW mW mW

## **ADC TIMING CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 8)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
f <sub>SMPL</sub>	Maximum Sampling Frequency	2 Channels Enabled 1 Channel Enabled	•			666 1000	ksps ksps
t <sub>CYC</sub>	Time Between Conversions	2 Channels Enabled, f <sub>SMPL</sub> = 666ksps 1 Channel Enabled, f <sub>SMPL</sub> = 1000ksps	•	1500 1000			ns ns
t <sub>CONV</sub>	Conversion Time	N Channels Enabled, $1 \le N \le 2$	•	450 • N -40	500 • N −40	550 • N -40	ns

**ADC TIMING CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range otherwise specifications are at  $T_A = 25^{\circ}C$ . (Note 8)

SYMBOL	re range, otherwise specifications a PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
t <sub>ACQ</sub>	Acquisition Time	2 Channels Enabled, f <sub>SMPL</sub> = 666ksps	•	410	520		ns
710 Q	$(t_{ACQ} = t_{CYC} - t_{CONV} - t_{BUSYLH})$	1 Channel Enabled, f <sub>SMPL</sub> = 1000ksps	•	460	520		ns
t <sub>CNVH</sub>	CNV High Time		•	40			ns
t <sub>CNVL</sub>	CNV Low Time		•	410			ns
t <sub>BUSYLH</sub>	CNV↑ to BUSY Delay	C <sub>L</sub> = 25pF	•			30	ns
t <sub>QUIET</sub>	Digital I/O Quiet Time from CNV↑		•	20			ns
t <sub>PDH</sub>	PD High Time		•	40			ns
t <sub>PDL</sub>	PD Low Time		•	40			ns
t <sub>WAKE</sub>	REFBUF Wake-Up Time	$C_{REFBUF} = 47\mu F, C_{REFIN} = 0.1\mu F$			200		ms
CMOS I/O N	Node		•				
t <sub>SCKI</sub>	SCKI Period	(Notes 16, 17)	•	10			ns
t <sub>SCKIH</sub>	SCKI High Time		•	4			ns
t <sub>SCKIL</sub>	SCKI Low Time		•	4			ns
t <sub>SSDISCKI</sub>	SDI Setup Time from SCKI↑	(Note 16)	•	2			ns
t <sub>HSDISCKI</sub>	SDI Hold Time from SCKI↑	(Note 16)	•	1			ns
t <sub>DSDOSCKI</sub>	SDO Data Valid Delay from SCKI↑	C <sub>L</sub> = 25pF (Note 16)	•			7.5	ns
t <sub>HSDOSCKI</sub>	SDO Remains Valid Delay from SCKI↑	C <sub>L</sub> = 25pF (Note 16)	•	1.5			ns
t <sub>SKEW</sub>	SDO to SCKO Skew	(Note 16)	•	-1	0	1	ns
t <sub>DSDOBUSYL</sub>	SDO Data Valid Delay from BUSY↓	C <sub>L</sub> = 25pF (Note 16)	•	0			ns
t <sub>EN</sub>	Bus Enable Time After <del>CS</del> ↓	(Note 16)	•			15	ns
t <sub>DIS</sub>	Bus Relinquish Time After CS↑	(Note 16)	•			15	ns
LVDS I/O M	ode		•	,			
t <sub>SCKI</sub>	SCKI Period	(Note 18)	•	4			ns
t <sub>SCKIH</sub>	SCKI High Time	(Note 18)	•	1.5			ns
t <sub>SCKIL</sub>	SCKI Low Time	(Note 18)	•	1.5			ns
t <sub>SSDISCKI</sub>	SDI Setup Time from SCKI	(Notes 10, 18)	•	1.2			ns
t <sub>HSDISCKI</sub>	SDI Hold Time from SCKI	(Notes 10, 18)	•	-0.2			ns
t <sub>DSDOSCKI</sub>	SDO Data Valid Delay from SCKI	(Notes 10, 18)	•			6	ns
t <sub>HSDOSCKI</sub>	SDO Remains Valid Delay from SCKI	(Notes 10, 18)	•	1	,		ns
t <sub>SKEW</sub>	SDO to SCKO Skew	(Note 10)	•	-0.4	0	0.4	ns
t <sub>DSDOBUSYL</sub>	SDO Data Valid Delay from BUSY↓	(Note 10)	•	0			ns
t <sub>EN</sub>	Bus Enable Time After CS↓		•			50	ns
t <sub>DIS</sub>	Bus Relinquish Time After CS↑		•			15	ns



### ADC TIMING CHARACTERISTICS

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to ground.

**Note 3:**  $V_{DDLBYP}$  is the output of an internal voltage regulator, and should only be connected to a  $2.2\mu F$  ceramic capacitor to bypass the pin to GND, as described in the Pin Functions section. Do not connect this pin to any external circuitry.

**Note 4:** When these pin voltages are taken below ground or above  $V_{DD}$  or  $OV_{DD}$ , they will be clamped by internal diodes. This product can handle currents of up to 100mA below ground or above  $V_{DD}$  or  $OV_{DD}$  without latch-up.

**Note 5:**  $V_{DD} = 5V$  unless otherwise specified.

Note 6: Recommended operating conditions.

**Note 7:** Exceeding these limits on one channel may corrupt conversion results on the other channel. Refer to Absolute Maximum Ratings section for pin voltage limits related to device reliability.

**Note 8:**  $V_{DD} = 5V$ ,  $OV_{DD} = 2.5V$ ,  $f_{SMPL} = 666$ ksps, internal reference and buffer, fully differential input signal drive in SoftSpan ranges 7 and 6, bipolar input signal drive in SoftSpan ranges 3 and 2, unipolar input signal drive in SoftSpan ranges 5, 4 and 1, unless otherwise specified.

**Note 9:** Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 10: Guaranteed by design, not subject to test.

**Note 12:** All specifications in dB are referred to a full-scale input in the relevant SoftSpan input range, except for crosstalk, which is referred to the crosstalk injection signal amplitude.

**Note 13:** Temperature coefficient is calculated by dividing the maximum change in output voltage by the specified temperature range.

**Note 14:** When REFBUF is overdriven, the internal reference buffer must be disabled by setting REFIN = 0V.


Note 15:  $I_{\mathsf{REFBUF}}$  varies proportionally with sample rate and the number of active channels.


**Note 16:** Parameter tested and guaranteed at  $OV_{DD}$  = 1.71V,  $OV_{DD}$  = 2.5V, and  $OV_{DD}$  = 5.25V.

**Note 17:** A  $t_{SCKI}$  period of 10ns minimum allows a shift clock frequency of up to 100MHz for rising edge capture.


**Note 18:**  $V_{ICM} = 1.2V$ ,  $V_{ID} = 350$ mV for LVDS differential input pairs.

#### **CMOS Timings**





#### LVDS Timings (Differential)








Figure 1. Voltage Levels for Timing Specifications


LINEAR TECHNOLOGY




32k Point Arbitrary Two-Tone FFT f<sub>SMP1</sub> = 666kHz, IN<sup>+</sup> = -7dBFS 2kHz




32k Point FFT f<sub>SMPL</sub> = 666kHz, f<sub>IN</sub> = 2kHz




SNR, SINAD vs  $V_{REFBUF}$ ,  $f_{IN} = 2kHz$ 




THD, Harmonics vs  $V_{REFBUF}$ ,  $f_{IN} = 2kHz$ 




SNR, SINAD vs Input Frequency




THD, Harmonics vs Input Frequency




THD, Harmonics vs Input Common Mode, f<sub>IN</sub> = 2kHz




SNR, SINAD vs Input Level, f<sub>IN</sub> = 2kHz




CMRR vs Input Frequency and Channel




Crosstalk vs Input Frequency and




SNR, SINAD vs Temperature, f<sub>IN</sub> = 2kHz




THD, Harmonics vs Temperature, f<sub>IN</sub> = 2kHz




**INL, DNL vs Temperature** 




Positive Full-Scale Error vs Temperature and Channel




Negative Full-Scale Error vs Temperature and Channel




Zero-Scale Error vs Temperature and Channel





Supply Current vs Temperature




Power-Down Current vs Temperature












**Supply Current vs Sampling Rate** 




**Power Dissipation vs Sampling** Rate, N Channels Enabled



Step Response (Large-Signal Settling)



Step Response (Fine Settling)



### PIN FUNCTIONS

### Pins that are the Same for All Digital I/O Modes

**INO+/INO-, IN1+/IN1- (Pins 8/7, 2/1):** Positive and Negative Analog Inputs, Channels 0 and 1. The converter simultaneously samples and digitizes ( $V_{IN}+-V_{IN}-$ ) for both channels. Wide input common mode range ( $0V \le V_{CM} \le V_{DD}$ ) and high common mode rejection allow the inputs to accept a wide variety of signal swings. Full-scale input range is determined by the channel's SoftSpan configuration.

**GND** (**Pins 3, 4, 5, 6, 9, 11, 20, 29, 31, 32, 33):** Ground. Solder all GND pins to a solid ground plane.

**REFIN (Pin 10):** Bandgap Reference Output/Reference Buffer Input. An internal bandgap reference nominally outputs 2.048V on this pin. An internal reference buffer amplifies  $V_{REFIN}$  to create the converter master reference voltage  $V_{REFBUF} = 2 \cdot V_{REFIN}$  on the REFBUF pin. When using the internal reference, bypass REFIN to GND (Pin 11) close to the pin with a 0.1µF ceramic capacitor to filter the bandgap output noise. If more accuracy is desired, overdrive REFIN with an external reference in the range of 1.25V to 2.2V.

**REFBUF (Pin 12):** Internal Reference Buffer Output. An internal reference buffer amplifies  $V_{REFIN}$  to create the converter master reference voltage  $V_{REFBUF} = 2 \cdot V_{REFIN}$  on this pin, nominally 4.096V when using the internal bandgap reference. Bypass REFBUF to GND (Pin 11) close to the pin with a 47µF ceramic capacitor. The internal reference buffer may be disabled by grounding its input at REFIN. With the buffer disabled, overdrive REFBUF with an external reference voltage in the range of 2.5V to 5V. When using the internal reference buffer, limit the loading of any external circuitry connected to REFBUF to less than 10µA. Using a high input impedance amplifier to buffer  $V_{REFBUF}$  to any external circuits is recommended.

**PD** (**Pin 13**): Power Down Input. When this pin is brought high, the LTC2341-18 is powered down and subsequent conversion requests are ignored. If this occurs during a conversion, the device powers down once the conversion completes. If this pin is brought high twice without an intervening conversion, an internal global reset is initiated, equivalent to a power-on-reset event. Logic levels are determined by  $OV_{DD}$ .

**LVDS/\overline{\text{CMOS}} (Pin 14):** I/O Mode Select. Tie this pin to OV<sub>DD</sub> to select LVDS I/O mode, or to ground to select CMOS I/O mode. Logic levels are determined by OV<sub>DD</sub>.

**CNV (Pin 15):** Conversion Start Input. A rising edge on this pin puts the internal sample-and-holds into the hold mode and initiates a new conversion. CNV is not gated by  $\overline{CS}$ , allowing conversions to be initiated independent of the state of the serial I/O bus.

**BUSY (Pin 26):** Busy Output. The BUSY signal indicates that a conversion is in progress. This pin transitions low-to-high at the start of each conversion and stays high until the conversion is complete. Logic levels are determined by OV<sub>DD</sub>.

**V**<sub>DDLBYP</sub> (**Pin 28**): Internal 2.5V Regulator Bypass Pin. The voltage on this pin is generated via an internal regulator operating off of V<sub>DD</sub>. This pin must be bypassed to GND close to the pin with a  $2.2\mu F$  ceramic capacitor. Do not connect this pin to any external circuitry.

 $V_{DD}$  (Pin 30): 5V Power Supply. The range of  $V_{DD}$  is 4.75V to 5.25V. This pin must be bypassed to GND close to the pin with a 0.1µF ceramic capacitor.



### PIN FUNCTIONS

CMOS I/O Mode

**SDI<sup>+</sup>/SDI<sup>-</sup>, SDO<sup>+</sup> (Pin 16/17, 24):** LVDS Serial Data I/O. In CMOS I/O mode, these pins are Hi-Z.

**SD00**, **SD01** (Pins 18, 23): CMOS Serial Data Outputs, Channels 0 and 1. The most recent conversion result along with channel configuration information is clocked out onto the SD0 pins on each rising edge of SCKI. Output data formatting is described in the Digital Interface section. Leave unused SD0 outputs unconnected. Logic levels are determined by OV<sub>DD</sub>.

**SCKI (Pin 19):** CMOS Serial Clock Input. Drive SCKI with the serial I/O clock. SCKI rising edges latch serial data in on SDI and clock serial data out on SDO0 and SDO1. For standard SPI bus operation, capture output data at the receiver on rising edges of SCKI. SCKI is allowed to idle either high or low. Logic levels are determined by OV<sub>DD</sub>.

 $0V_{DD}$  (Pin 21): I/O Interface Power Supply. In CMOS I/O mode, the range of  $0V_{DD}$  is 1.71V to 5.25V. Bypass  $0V_{DD}$  to GND (Pin 20) close to the pin with a 0.1µF ceramic capacitor.

**SCKO** (Pin 22): CMOS Serial Clock Output. SCKI rising edges trigger transitions on SCKO that are skew-matched to the serial output data streams on SDO0 and SDO1. The resulting SCKO frequency is half that of SCKI. Rising and falling edges of SCKO may be used to capture SDO data at the receiver (FPGA) in double data rate (DDR) fashion. For standard SPI bus operation, SCKO is not used and should be left unconnected. SCKO is forced low at the falling edge of BUSY. Logic levels are determined by  $\mathrm{OV}_{DD}$ .

**SDI (Pin 25):** CMOS Serial Data Input. Drive this pin with the desired 6-bit SoftSpan configuration word (see Table 1a), latched on the rising edges of SCKI. If both channels will be configured to operate only in SoftSpan 7, tie SDI to  $OV_{DD}$ . Logic levels are determined by  $OV_{DD}$ .

 $\overline{\textbf{CS}}$  (**Pin 27**): Chip Select Input. The serial data I/O bus is enabled when  $\overline{\textbf{CS}}$  is low and is disabled and Hi-Z when  $\overline{\textbf{CS}}$  is high.  $\overline{\textbf{CS}}$  also gates the external shift clock, SCKI. Logic levels are determined by OV<sub>DD</sub>.

#### LVDS I/O Mode

**SDI**<sup>+</sup>/**SDI**<sup>-</sup> (**Pins 16/17**): LVDS Positive and Negative Serial Data Input. Differentially drive SDI<sup>+</sup>/SDI<sup>-</sup> with the desired 6-bit SoftSpan configuration word (see Table 1a), latched on both the rising and falling edges of SCKI<sup>+</sup>/SCKI<sup>-</sup>. The SDI<sup>+</sup>/SDI<sup>-</sup> input pair is internally terminated with a  $100\Omega$  differential resistor when  $\overline{\text{CS}} = 0$ .

**SCKI**<sup>+</sup>/**SCKI**<sup>-</sup> (**Pins 18/19**): LVDS Positive and Negative Serial Clock Input. Differentially drive SCKI<sup>+</sup>/SCKI<sup>-</sup> with the serial I/O clock. SCKI<sup>+</sup>/SCKI<sup>-</sup> rising and falling edges latch serial data in on SDI<sup>+</sup>/SDI<sup>-</sup> and clock serial data out on SDO<sup>+</sup>/SDO<sup>-</sup>. Idle SCKI<sup>+</sup>/SCKI<sup>-</sup> low, including when transitioning  $\overline{\text{CS}}$ . The SCKI<sup>+</sup>/SCKI<sup>-</sup> input pair is internally terminated with a  $100\Omega$  differential resistor when  $\overline{\text{CS}} = 0$ .

 $0V_{DD}$  (Pin 21): I/O Interface Power Supply. In LVDS I/O mode, the range of  $0V_{DD}$  is 2.375V to 5.25V. Bypass  $0V_{DD}$  to GND (Pin 20) close to the pin with a 0.1µF ceramic capacitor.

**SCKO**<sup>+</sup>/**SCKO**<sup>-</sup> (**Pins 22/23**): LVDS Positive and Negative Serial Clock Output. SCKO<sup>+</sup>/SCKO<sup>-</sup> outputs a copy of the input serial I/O clock received on SCKI<sup>+</sup>/SCKI<sup>-</sup>, skew-matched with the serial output data stream on SDO<sup>+</sup>/SDO<sup>-</sup>. Use the rising and falling edges of SCKO<sup>+</sup>/SCKO<sup>-</sup> to capture SDO<sup>+</sup>/SDO<sup>-</sup> data at the receiver (FPGA). The SCKO<sup>+</sup>/SCKO<sup>-</sup> output pair must be differentially terminated with a  $100\Omega$  resistor at the receiver (FPGA).

**SDO**<sup>+</sup>/**SDO**<sup>-</sup> (Pins 24/25): LVDS Positive and Negative Serial Data Output. The most recent conversion result along with channel configuration information is clocked out onto SDO<sup>+</sup>/SDO<sup>-</sup> on both rising and falling edges of SCKI<sup>+</sup>/SCKI<sup>-</sup>, beginning with channel 0. The SDO<sup>+</sup>/SDO<sup>-</sup> output pair must be differentially terminated with a  $100\Omega$  resistor at the receiver (FPGA).

 $\overline{\text{CS}}$  (Pin 27): Chip Select Input. The serial data I/O bus is enabled when  $\overline{\text{CS}}$  is low, and is disabled and Hi-Z when  $\overline{\text{CS}}$  is high.  $\overline{\text{CS}}$  also gates the external shift clock, SCKI+/SCKI-. The internal 100Ω differential termination resistors on the SCKI+/SCKI- and SDI+/SDI- input pairs are disabled when  $\overline{\text{CS}}$  is high. Logic levels are determined by OV<sub>DD</sub>.

LINEAR

## **CONFIGURATION TABLES**

Table 1a. SoftSpan Configuration Table. Use This Table with Table 1b to Choose Independent Binary SoftSpan Codes SS[2:0] for Each Channel Based on Desired Analog Input Range. Combine SoftSpan Codes to Form 6-Bit SoftSpan Configuration Word S[5:0]. Use Serial Interface to Write SoftSpan Configuration Word to LTC2341-18, as shown in Figure 19

BINARY SoftSpan CODE SS[2:0]	ANALOG INPUT RANGE	FULL SCALE RANGE	BINARY FORMAT OF CONVERSION RESULT
111	±V <sub>REFBUF</sub>	2 • V <sub>REFBUF</sub>	Two's Complement
110	±V <sub>REFBUF</sub> /1.024	2 • V <sub>REFBUF</sub> /1.024	Two's Complement
101	0V to V <sub>REFBUF</sub>	V <sub>REFBUF</sub>	Straight Binary
100	0V to V <sub>REFBUF</sub> /1.024	V <sub>REFBUF</sub> /1.024	Straight Binary
011	±0.5 • V <sub>REFBUF</sub>	$V_{REFBUF}$	Two's Complement
010	±0.5 • V <sub>REFBUF</sub> /1.024	V <sub>REFBUF</sub> /1.024	Two's Complement
001	0V to 0.5 • V <sub>REFBUF</sub>	0.5 ∙ V <sub>REFBUF</sub>	Straight Binary
000	Channel Disabled	Channel Disabled	All Zeros

Table 1b. Reference Configuration Table. The LTC2341-18 Supports Three Reference Configurations. Analog Input Range Scales with the Converter Master Reference Voltage, VREFRUE

REFERENCE CONFIGURATION	V <sub>REFIN</sub>	V <sub>REFBUF</sub>	BINARY SoftSpan CODE SS[2:0]	ANALOG INPUT RANGE	
Internal Reference with Internal Buffer			111	±4.096V	
	2.048V		110	±4V	
		4.096V	101	0V to 4.096V	
			100	0V to 4V	
			011	±2.048V	
			010	±2V	
			001	0V to 2.048V	
			111	±2.5V	
		2.5V	110	±2.441V	
			101	0V to 2.5V	
	1.25V (Min Value)		100	0V to 2.441V	
			011	±1.25V	
External Reference with			010	±1.221V	
Internal Buffer			001	0V to 1.25V	
(REFIN Pin Externally			111	±4.4V	
Overdriven)			110	±4.297V	
			101	0V to 4.4V	
	2.2V (Max Value)	4.4V	100	0V to 4.297V	
	(IVIAN VAIAO)		011	±2.2V	
			010	±2.148V	
			001	0V to 2.2V	


## **CONFIGURATION TABLES**

Table 1b. Reference Configuration Table (Continued). The LTC2341-18 Supports Three Reference Configurations. Analog Input Range Scales with the Converter Master Reference Voltage,  $V_{REFBUF}$ 


REFERENCE CONFIGURATION	V <sub>REFIN</sub>	V <sub>REFBUF</sub>	BINARY SoftSpan CODE SS[2:0]	ANALOG INPUT RANGE
			111	±2.5V
	OV		110	±2.441V
			101	0V to 2.5V
		2.5V (Min Value)	100	0V to 2.441V
		(Willi Value)	011	±1.25V
External Reference			010	±1.221V
Unbuffered			001	0V to 1.25V
(REFBUF Pin Externally Overdriven,	0V		111	±5V
REFIN Pin Grounded)			110	±4.883V
			101	0V to 5V
		5V (Max Value)	100	0V to 4.883V
		(IVIAN VAIAC)	011	±2.5V
			010	±2.441V
			001	0V to 2.5V

## **FUNCTIONAL BLOCK DIAGRAM**

#### CMOS I/O Mode




#### LVDS I/O Mode




## TIMING DIAGRAM

#### CMOS I/O Mode



#### LVDS I/O Mode



LINEAR

#### **OVERVIEW**

The LTC2341-18 is an 18-bit, low noise 2-channel simultaneous sampling successive approximation register (SAR) ADC with differential, wide common mode range inputs. Using the integrated low-drift reference and buffer ( $V_{REFBUF} = 4.096V$  nominal), both channels of this SoftSpan ADC can be independently configured on a conversion-by-conversion basis to accept  $\pm 4.096V$ , 0V to 4.096V,  $\pm 2.048V$ , or 0V to 2.048V signals. The input signal range may be expanded up to  $\pm 5V$  using an external 5V reference. One channel may also be disabled to increase throughput on the other channel.

The wide input common mode range and high CMRR (105dB typical,  $V_{IN}+=V_{IN}-=3.6V_{P-P}$  200Hz Sine) of the LTC2341-18 analog inputs allow the ADC to directly digitize a variety of signals, simplifying signal chain design. This input signal flexibility, combined with  $\pm 4$ LSB INL, no missing codes at 18-bits, and 95dB SNR, makes the LTC2341-18 an ideal choice for many applications requiring wide dynamic range.

The LTC2341-18 supports pin-selectable SPI CMOS (1.8V to 5V) and LVDS serial interfaces, enabling it to communicate equally well with legacy microcontrollers and modern FPGAs. In CMOS mode, applications may employ one or two lanes of serial output data, allowing the user to optimize bus width and data throughput. The LTC2341-18 typically dissipates 74mW when converting two analog input channels simultaneously at 666ksps per channel throughput. An optional power-down mode may be employed to further reduce power consumption during inactive periods.

#### **CONVERTER OPERATION**

The LTC2341-18 operates in two phases. During the acquisition phase, the sampling capacitors in both channels' sample-and-hold (S/H) circuits connect to their respective analog input pins and track the differential analog input voltage ( $V_{IN}+-V_{IN}-$ ). A rising edge on the CNV pin transi-

tions both channels' S/H circuits from track mode to hold mode, simultaneously sampling the input signals on both channels and initiating a conversion. During the conversion phase, each channel's sampling capacitors are connected, one channel at a time, to an 18-bit charge redistribution capacitor D/A converter (CDAC). The CDAC is sequenced through a successive approximation algorithm, effectively comparing the sampled input voltage with binary-weighted fractions of the channel's SoftSpan full-scale range (e.g., VFSR/2, VFSR/4 ... VFSR/262144) using a differential comparator. At the end of this process, the CDAC output approximates the channel's sampled analog input. Once both channels have been converted in this manner, the ADC control logic prepares the 18-bit digital output codes from each channel for serial transfer.

#### TRANSFER FUNCTION

The LTC2341-18 digitizes each channel's full-scale voltage range into 2<sup>18</sup> levels. In conjunction with the ADC master reference voltage, V<sub>REFRUE</sub>, a channel's SoftSpan configuration determines its input voltage range, full-scale range, LSB size, and the binary format of its conversion result, as shown in Tables 1a and 1b. For example, employing the internal reference and buffer ( $V_{RFFRUF} = 4.096V$  nominal), SoftSpan 7 configures a channel to accept a ±4.096V bipolar analog input voltage range, which corresponds to a 8.192V full-scale range with a 31.25µV LSB. Other SoftSpan configurations and reference voltages may be employed to convert both larger and smaller bipolar and unipolar input ranges. Conversion results are output in two's complement binary format for all bipolar SoftSpan ranges, and in straight binary format for all unipolar SoftSpan ranges. The ideal two's complement transfer function is shown in Figure 2, while the ideal straight binary transfer function is shown in Figure 3.






Figure 2. LTC2341-18 Two's Complement Transfer Function




Figure 3. LTC2341-18 Straight Binary Transfer Function

#### ANALOG INPUTS

Each channel of the LTC2341-18 simultaneously samples the voltage difference ( $V_{IN}+-V_{IN}-$ ) between its analog input pins over a wide common mode input range while attenuating unwanted signals common to both input pins by the common-mode rejection ratio (CMRR) of the ADC. Wide common mode input range coupled with

high CMRR allows the  $IN^+/IN^-$  analog inputs to swing with an arbitrary relationship to each other, provided both pins remain between ground and  $V_{DD}$ . This feature of the LTC2341-18 enables it to accept a wide variety of signal swings, including traditional classes of analog input signals such as pseudo-differential unipolar, pseudo-differential bipolar, and fully differential, simplifying signal chain design.

In all SoftSpan ranges, each channel's analog inputs can be modeled by the equivalent circuit shown in Figure 4. At the start of acquisition, the 80pF sampling capacitors ( $C_{IN}$ ) connect to the analog input pins IN+/IN $^-$  through the sampling switches, each of which has approximately  $90\Omega$  ( $R_{IN}$ ) of on-resistance. The initial voltage on both sampling capacitors at the start of acquisition is approximately equal to the sampled common-mode voltage ( $V_{IN}$ + +  $V_{IN}$ -)/2 from the prior conversion. The external circuitry connected to IN $^+$  and IN $^-$  must source or sink the charge that flows through  $R_{IN}$  as the sampling capacitors settle from their initial voltages to the new input pin voltages over the course of the acquisition interval. During conversion and power down modes, the analog inputs draw only a small leakage current. The diodes at the inputs provide ESD protection.




Figure 4. Equivalent Circuit for Differential Analog Inputs, Single Channel Shown



#### **Bipolar SoftSpan Input Ranges**

For channels configured in SoftSpan ranges 7, 6, 3, or 2, the LTC2341-18 digitizes the differential analog input voltage  $(V_{IN} + - V_{IN} -)$  over a bipolar span of  $\pm V_{RFFBLIF}$ , ±V<sub>REFBUF</sub>/1.024, ±0.5 • V<sub>REFBUF</sub>, or ±0.5 • V<sub>REFBUF</sub>/1.024, respectively, as shown in Table 1a. These SoftSpan ranges are useful for digitizing input signals where IN<sup>+</sup> and IN<sup>-</sup> swing above and below each other. Traditional examples include fully differential input signals, where IN+ and IN are driven 180 degrees out-of-phase with respect to each other centered around a common mode voltage  $(V_{IN}+ + V_{IN}-)/2$ , and pseudo-differential bipolar input signals, where IN+ swings above and below a reference level, driven on IN-. Regardless of the chosen SoftSpan range, the wide common mode input range and high CMRR of the IN<sup>+</sup>/IN<sup>-</sup> analog inputs allow them to swing with an arbitrary relationship to each other, provided each pin remains between ground and  $V_{DD}$ . The output data format for all bipolar SoftSpan ranges is two's complement.

## **Unipolar SoftSpan Input Ranges**

For channels configured in SoftSpan ranges 5, 4, or 1, the LTC2341-18 digitizes the differential analog input voltage ( $V_{IN+} - V_{IN-}$ ) over a unipolar span of 0V to  $V_{REFBUF}$ , 0V to  $V_{REFBUF}$ /1.024, or 0V to 0.5 •  $V_{REFBUF}$ , respectively, as shown in Table 1a. These SoftSpan ranges are useful for digitizing input signals where IN+ remains above IN-. A traditional example includes pseudo-differential unipolar input signals, where IN+ swings above a ground reference level, driven on IN-. Regardless of the chosen SoftSpan range, the wide common mode range and high CMRR of the IN+/IN- analog inputs allow them to swing with an arbitrary relationship to each other, provided each pin remains between ground and  $V_{DD}$ . The output data format for all unipolar SoftSpan ranges is straight binary.

#### **INPUT DRIVE CIRCUITS**

The initial voltage on each channel's sampling capacitors at the start of acquisition must settle to the new input pin voltages during the acquisition interval. The external circuitry connected to IN<sup>+</sup> and IN<sup>-</sup> must source or sink the charge that flows through R<sub>IN</sub> as this settling occurs.

The LTC2341-18 sampling network RC time constant of 7.2ns implies an 18-bit settling time to a full-scale step of approximately  $13 \cdot (R_{IN} \cdot C_{IN}) = 94$ ns. The impedance and self-settling of external circuitry connected to the analog input pins will increase the overall settling time required. Low impedance sources can directly drive the inputs of the LTC2341-18 without gain error, but high impedance sources should be buffered to ensure sufficient settling during acquisition and to optimize the linearity and distortion performance of the ADC. Settling time is an important consideration even for DC input signals, as the voltages on the sampling capacitors will differ from the analog input pin voltages at the start of acquisition.

Most applications should use a buffer amplifier to drive the analog inputs of the LTC2341-18. The amplifier provides low output impedance, enabling fast settling of the analog signal during the acquisition phase. It also provides isolation between the signal source and the charge flow at the analog inputs when entering acquisition.

#### **Input Filtering**

The noise and distortion of an input buffer amplifier and other supporting circuitry must be considered since they add to the ADC noise and distortion. Noisy input signals should be filtered prior to the buffer amplifier with a low-bandwidth filter to minimize noise. The simple one-pole RC lowpass filter shown in Figure 5 is sufficient for many applications.

At the output of the buffer, a lowpass RC filter network formed by the  $90\Omega$  sampling switch on-resistance (R<sub>IN</sub>) and the 80pF sampling capacitance (C<sub>IN</sub>) limits the input bandwidth on each channel to 22MHz, which is fast enough to allow for sufficient transient settling during acquisition while simultaneously filtering driver wideband noise. A buffer amplifier with low noise density should be selected to minimize SNR degradation over this bandwidth. An additional filter network may be placed between the buffer output and ADC input to further minimize the noise contribution of the buffer and reduce disturbances to the buffer from ADC acquisition transients. A simple one-pole lowpass RC filter is sufficient for many applications. It is important that the RC time constant of this filter be small






Figure 5. Unipolar Signal Chain with Input Filtering

enough to allow the analog inputs to completely settle to 18-bit resolution within the ADC acquisition time ( $t_{ACQ}$ ), as insufficient settling can limit INL and THD performance. Also note that the minimum acquisition time varies with sampling frequency ( $t_{SMPL}$ ) and the number of enabled channels.

High quality capacitors and resistors should be used in the RC filters since these components can add distortion. NPO/COG and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can generate distortion from self-heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

### Buffering Arbitrary and Fully Differential Analog Input Signals

The wide common mode input range and high CMRR of the LTC2341-18 allow each channel's  $IN^+$  and  $IN^-$  pins to swing with an arbitrary relationship to each other, provided both pins remain between ground and  $V_{DD}$ . This unique feature of the LTC2341-18 enables it to accept a wide

variety of signal swings, simplifying signal chain design. In many applications, connecting a channel's IN<sup>+</sup> and IN<sup>-</sup> pins directly to the existing signal chain circuitry will not allow the channel's sampling network to settle to 18-bit resolution within the ADC acquisition time ( $t_{ACQ}$ ). In these cases, it is recommended that two unity-gain buffers be inserted between the signal source and the ADC input pins, as shown in Figure 6a. Table 2 lists several amplifier and lowpass filter combinations recommended for use in this circuit. The LT6237 combines fast settling, high linearity, and low offset with  $1.1 \text{nV}/\sqrt{\text{Hz}}$  input-referred noise density, enabling it to achieve the full ADC data sheet SNR and THD specifications, as shown in the FFT plots in Figures 6b to 6e. In applications where slightly degraded SNR performance is acceptable, it is possible to drive the LTC2341-18 using the lower-power LT6234. The LT6234 combines fast settling, good linearity, and low offset with  $1.9 \text{nV}/\sqrt{\text{Hz}}$  input-referred noise density, enabling it to drive the LTC2341-18 with 1.9dB SNR loss compared with the LT6237 when a 24.9 $\Omega$ , 1nF filter is employed. As shown in Table 2, the LT6237 may be used without a lowpass filter at a loss of ≤1dB SNR due to increased wideband noise.

Table 2. Recommended Amplifier and Filter Combinations for the Buffer Circuits in Figures 6a and 9. AC Performance Measured Using Circuit in Figure 6a, ±4.096V Range for Fully Differential Input Drive, ±2.048V Range for Bipolar Input Drive

AMPLIFIER	R <sub>FILT</sub> (Ω)	C <sub>FILT</sub> (nF)	INPUT SIGNAL DRIVE	SNR (dB)	THD (dB)	SINAD (dB)	SFDR (dB)
½ LT6237	24.9	1	FULLY DIFFERENTIAL	95.2	-114	95.2	115
½ LT6234	24.9	1	FULLY DIFFERENTIAL	93.3	-114	93.3	115
½ LT6237	24.9	1	BIPOLAR	89.3	-110	89.3	111
½ LT6234	24.9	1	BIPOLAR	87.6	-110	87.6	111
½ LT6237	0	0	BIPOLAR	88.6	-110	88.6	111
½ LT6234	0	0	BIPOLAR	83.3	-109	83.3	111






Figure 6a. Buffering Arbitrary, Fully Differential, Bipolar, and Unipolar Signals. See Table 2 For Recommended Amplifier and Filter Combinations




Figure 6b. Two-Tone Test. IN<sup>+</sup> = -7dBFS 2kHz Sine, IN<sup>-</sup> = -7dBFS 3.3kHz Sine, 32k Point FFT,  $f_{SMPL}$  = 666ksps. Circuit Shown in Figure 6a with LT6237 Amplifiers,  $R_{FILT}$  =  $24.9\Omega$ ,  $C_{FILT}$  = 1nF




Figure 6c. IN<sup>+</sup>/IN<sup>-</sup> = -1dBFS 2kHz Fully Differential Sine, Common Mode = 2.5V, 32k Point FFT, f<sub>SMPL</sub> = 666ksps. Circuit Shown in Figure 6a with LT6237 Amplifiers, R<sub>FILT</sub> = 24.9 $\Omega$ , C<sub>FILT</sub> = 1nF




Figure 6d. IN<sup>+</sup> = -1dBFS 2kHz Bipolar Sine, IN<sup>-</sup> = 2.5V, 32k Point FFT,  $f_{SMPL}$  = 666ksps. Circuit Shown in Figure 6a with LT6237 Amplifiers,  $R_{FILT}$  = 24.9 $\Omega$ ,  $C_{FILT}$  = 1nF




Figure 6e. IN<sup>+</sup> = -1dBFS 2kHz Unipolar Sine, IN<sup>-</sup> = 0V, 32k Point FFT,  $f_{SMPL}$  = 666ksps. Circuit Shown in Figure 6a with LT6237 Amplifiers,  $R_{FILT}$  = 24.9 $\Omega$ ,  $C_{FILT}$  = 1nF



The two-tone test shown in Figure 6b demonstrates the arbitrary input drive capability of the LTC2341-18. This test simultaneously drives IN+ with a –7dBFS 2kHz single-ended sine wave and IN- with a –7dBFS 3.3kHz single-ended sine wave. Together, these signals sweep the analog inputs across a wide range of common mode and differential mode voltage combinations, similar to the more general arbitrary input signal case. They also have a simple spectral representation. An ideal differential converter with no common-mode sensitivity will digitize this signal as two –7dBFS spectral tones, one at each sine wave frequency. The FFT plot in Figure 6b demonstrates the LTC2341-18 response approaches this ideal, with 114dB of SFDR limited by the converter's second harmonic distortion response to the 3.3kHz sine wave on IN+.

The ability of the LTC2341-18 to accept arbitrary signal swings over a wide input common mode range with high CMRR can simplify application solutions. Figure 7 depicts one way of using the LTC2341-18 to digitize signals of this type. The two channels of the LTC2341-18 simultaneously sense the voltage on and bidirectional current through a sense resistor over a wide common mode range. In many applications of this type, the impedance of the external circuitry is low enough that the ADC sampling network can fully settle without buffering.

The common mode input range of the LTC2341-18 includes  $V_{DD}$ , allowing the circuit shown in Figure 8a to amplify and measure a load current ( $I_{LOAD}$ ) from a single 5V supply. Figure 8b shows a measured transient supply current step of an LTC3207 LED driver load. Note the LTC6252 supplies limit the usable current sense range of this circuit to 50mA to 450mA.

Figure 9a illustrates a more general method of amplifying an input signal. The amplifier stage provides a differential gain of approximately 10V/V to the desired sensor signal while the unwanted common mode signal is attenuated by the ADC CMRR. Figure 9b shows measured CMRR performance of this solution, which is competitive with the best commercially available instrumentation amplifiers.




Figure 7. Simultaneously Sense Voltage (CHO) and Current (CH1) Over a Wide Common Mode Range




Figure 8a. Sense 50mA to 450mA Current from Single 5V Supply with Amplification




Figure 8b. Transient Supply Current Step Measured Using Circuit in Figure 8a Loaded with LTC3207 LED Driver

LINEAR




Figure 9a. Digitize Differential Signals with High CMRR




Figure 9b. CMRR vs Input Frequency. Circuit Shown in Figure 9a

#### **Buffering Single-Ended Analog Input Signals**

While the circuit shown in Figure 6a is capable of buffering single-ended input signals, the circuit shown in Figure 10 is preferable when the single-ended signal reference level is inherently low impedance and doesn't require buffering. This circuit eliminates one driver and lowpass filter, reducing part count, power dissipation, and SNR degradation due to driver noise. Using the recommended driver and filter combinations in Table 2, the performance of this circuit with single-ended input signals is on par with the performance of the circuit in Figure 6a.

#### **ADC REFERENCE**

As shown previously in Table 1b, the LTC2341-18 supports three reference configurations. The first uses both the internal bandgap reference and reference buffer. The second externally overdrives the internal reference but retains the internal buffer, which isolates the external reference from ADC conversion transients. This configuration is ideal for sharing a single precision external reference across multiple ADCs. The third disables the internal buffer and overdrives the REFBUF pin externally.

#### Internal Reference with Internal Buffer

The LTC2341-18 has an on-chip, low noise, low drift (20ppm/°C maximum), temperature compensated bandgap reference that is factory trimmed to 2.048V. The reference output connects through a  $20k\Omega$  resistor to




Figure 10. Buffering Single-Ended Input Signals. See Table 2 For Recommended Amplifier and Filter Combinations



the REFIN pin, which serves as the input to the on-chip reference buffer, as shown in Figure 11a. When employing the internal bandgap reference, the REFIN pin should be bypassed to GND (Pin 11) close to the pin with a  $0.1\mu F$  ceramic capacitor to filter wideband noise. The reference buffer amplifies  $V_{REFIN}$  to create the converter master reference voltage  $V_{REFBUF} = 2 \cdot V_{REFIN}$  on the REFBUF pin, nominally 4.096V when using the internal bandgap reference. Bypass REFBUF to GND (Pin 11) close to the pin with at least a  $47\mu F$  ceramic capacitor (X7R, 10V, 1210 size or X5R, 10V, 0805 size) to compensate the reference buffer, absorb transient conversion currents, and minimize noise.

#### **External Reference with Internal Buffer**

If more accuracy and/or lower drift is desired, REFIN can be easily overdriven by an external reference since  $20k\Omega$ of resistance separates the internal bandgap reference output from the REFIN pin, as shown in Figure 11b. The valid range of external reference voltage overdrive on the REFIN pin is 1.25V to 2.2V, resulting in converter master reference voltages V<sub>REFBUE</sub> between 2.5V and 4.4V, respectively. Linear Technology offers a portfolio of high performance references designed to meet the needs of many applications. With its small size, low power, and high accuracy, the LTC6655-2.048 is well suited for use with the LTC2341-18 when overdriving the internal reference. The LTC6655-2.048 offers 0.025% (maximum) initial accuracy and 2ppm/°C (maximum) temperature coefficient for high precision applications. The LTC6655-2.048 is fully specified over the H-grade temperature range, complementing the extended temperature range of the LTC2341-18 up to 125°C. Bypassing the LTC6655-2.048 with a 2.7 uF to 100 uF ceramic capacitor close to the REFIN pin is recommended.

#### External Reference with Disabled Internal Buffer

The internal reference buffer supports  $V_{REFBUF} = 4.4V$  maximum. By grounding REFIN, the internal buffer may be disabled allowing REFBUF to be overdriven with an external reference voltage between 2.5V and 5V, as shown in Figure 11c. Maximum input signal swing and SNR are achieved by overdriving REFBUF using an external 5V reference. The buffer feedback resistors load the REFBUF pin with  $13k\Omega$  even when the reference buffer is disabled.




Figure 11a. Internal Reference with Internal Buffer Configuration




Figure 11b. External Reference with Internal Buffer Configuration




Figure 11c. External Reference with Disabled Internal Buffer Configuration

LINEAR TECHNOLOGY

The LTC6655-5 offers the same small size, accuracy, drift, and extended temperature range as the LTC6655-2.048, and achieves a typical SNR of 96.5dB when paired with the LTC2341-18. Bypass the LTC6655-5 to GND (Pin 11) close to the REFBUF pin with at least a 47µF ceramic capacitor (X7R, 10V, 1210 size or X5R, 10V, 0805 size) to absorb transient conversion currents and minimize noise.

The LTC2341-18 converter draws a charge (Q<sub>CONV</sub>) from the REFBUF pin during each conversion cycle. On short time scales most of this charge is supplied by the external REFBUF bypass capacitor, but on longer time scales all of the charge is supplied by either the reference buffer, or when the internal reference buffer is disabled, the external reference. This charge draw corresponds to a DC current equivalent of I<sub>REFBUF</sub> = Q<sub>CONV</sub> • f<sub>SMPL</sub>, which is proportional to sample rate. In applications where a burst of samples is taken after idling for long periods of time, as shown in Figure 12, I<sub>REFBUE</sub> quickly transitions from approximately 0.4mA to 1.5mA ( $V_{REFBUF} = 5V$ ,  $f_{SMPL} = 666\text{kHz}$ ). This current step triggers a transient response in the external reference that must be considered, since any deviation in V<sub>REFRUE</sub> affects converter accuracy. If an external reference is used to overdrive REFBUF, the fast settling LTC6655 family of references is recommended.

#### **Internal Reference Buffer Transient Response**

For optimum performance in applications employing burst sampling, the external reference with internal reference buffer configuration should be used. The internal reference buffer incorporates a proprietary design that minimizes movements in  $V_{REFBUF}$  when responding to a burst of conversions following an idle period. Figure 13 compares the burst conversion response of the LTC2341-18 with an




Figure 13. Burst Conversion Response of the LTC2341-18,  $f_{SMPL} = 666ksps$ 

input near full scale for two reference configurations. The first configuration employs the internal reference buffer with REFIN externally overdriven by an LTC6655-2.048, while the second configuration disables the internal reference buffer and overdrives REFBUF with an external LTC6655-4.096. In both cases REFBUF is bypassed to GND with a  $47\mu F$  ceramic capacitor.

#### DYNAMIC PERFORMANCE

Fast Fourier transform (FFT) techniques are used to test the ADC's frequency response, distortion, and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental. The LTC2341-18 provides guaranteed tested limits for both AC distortion and noise measurements.




Figure 12. CNV Waveform Showing Burst Sampling



#### Signal-to-Noise and Distortion Ratio (SINAD)

The signal-to-noise and distortion ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components at the A/D output. The output is band-limited to frequencies below half the sampling frequency, excluding DC. Figure 14 shows that the LTC2341-18 achieves a typical SINAD of 95.0dB in the ±4.096V range at a 666kHz sampling rate with a fully differential 2kHz input signal.

### Signal-to-Noise Ratio (SNR)

The signal-to-noise ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components except the first five harmonics and DC. Figure 14 shows that the LTC2341-18 achieves a typical SNR of 95.1dB in the ±4.096V range at a 666kHz sampling rate with a fully differential 2kHz input signal.

#### **Total Harmonic Distortion (THD)**

Total harmonic distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency ( $f_{SMPL}/2$ ). THD is expressed as:

THD = 
$$20\log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 ... V_N^2}}{V_1}$$

where  $V_1$  is the RMS amplitude of the fundamental frequency and  $V_2$  through  $V_N$  are the amplitudes of the second through Nth harmonics, respectively. Figure 14 shows that the LTC2341-18 achieves a typical THD of -111dB (N = 6) in the  $\pm 4.096V$  range at a 666kHz sampling rate with a fully differential 2kHz input signal.




Figure 14. 32k Point FFT  $f_{SMPL} = 666ksps$ ,  $f_{IN} = 2kHz$ 

#### **POWER CONSIDERATIONS**

The LTC2341-18 provides two power supply pins: the 5V core power supply ( $V_{DD}$ ) and the digital input/output (I/O) interface power supply (OV<sub>DD</sub>). The flexible OV<sub>DD</sub> supply allows the LTC2341-18 to communicate with CMOS logic operating between 1.8V and 5V, including 2.5V and 3.3V systems. When using LVDS I/O mode, the range of OV<sub>DD</sub> is 2.375V to 5.25V.

#### **Power Supply Sequencing**

The LTC2341-18 does not have any specific power supply sequencing requirements. Care should be taken to adhere to the maximum voltage relationships described in the Absolute Maximum Ratings section. The LTC2341-18 has an internal power-on-reset (POR) circuit which resets the converter on initial power-up and whenever  $V_{DD}$  drops below 2V. Once the supply voltage re-enters the nominal supply voltage range, the POR reinitializes the ADC. No conversions should be initiated until at least 10ms after a POR event to ensure the initialization period has ended. When employing the internal reference buffer, allow 200ms for the buffer to power up and recharge the REFBUF bypass capacitor. Any conversion initiated before these times will produce invalid results.



#### TIMING AND CONTROL

#### **CNV Timing**

The LTC2341-18 sampling and conversion is controlled by CNV. A rising edge on CNV transitions both channels' S/H circuits from track mode to hold mode, simultaneously sampling the input signals on both channels and initiating a conversion. Once a conversion has been started, it cannot be terminated early except by resetting the ADC. as discussed in the Reset Timing section. For optimum performance, drive CNV with a clean, low jitter signal and avoid transitions on data I/O lines leading up to the rising edge of CNV. Additionally, to minimize channel-to-channel crosstalk, avoid high slew rates on the analog inputs for 100ns before and after the rising edge of CNV. Converter status is indicated by the BUSY output, which transitions low-to-high at the start of each conversion and stays high until the conversion is complete. Once CNV is brought high to begin a conversion, it should be returned low between 40ns and 60ns later or after the falling edge of BUSY to minimize external disturbances during the internal conversion process. If CNV is returned low after the falling edge of BUSY, it should be held low for at least 410ns before bringing it high again, since the converter acquisition time  $(t_{ACO})$  is set by the CNV low time  $(t_{CNVI})$  in this case.

#### **Internal Conversion Clock**

The LTC2341-18 has an internal clock that is trimmed to achieve a maximum conversion time of  $550 \cdot N - 40$ ns with N channels enabled. With a minimum acquisition time of 410ns when converting two channels simultaneously, throughput performance of 666ksps is guaranteed without any external adjustments.

#### **Power Down Mode**

When PD is brought high, the LTC2341-18 is powered down and subsequent conversion requests are ignored. If this occurs during a conversion, the device powers down once the conversion completes. In this mode, the device draws only a small regulator standby current resulting in a typical power dissipation of 0.33mW. To exit power down mode, bring the PD pin low and wait at least 10ms before initiating a conversion. When employing the internal reference buffer, allow 200ms for the buffer to power up and recharge the REFBUF bypass capacitor. Any conversion initiated before these times will produce invalid results.

### **Reset Timing**

A global reset of the LTC2341-18, equivalent to a poweron-reset event, may be executed without needing to cycle the supplies. This feature is useful when recovering from system-level events that require the state of the entire system to be reset to a known synchronized value. To initiate a global reset, bring PD high twice without an intervening conversion, as shown in Figure 15. The reset event is triggered on the second rising edge of PD, and asynchronously ends based on an internal timer. Reset clears all serial data output registers and restores the internal SoftSpan configuration register default state of both channels in SoftSpan 7. If reset is triggered during a conversion, the conversion is immediately halted. The normal power down behavior associated with PD going high is not affected by reset. Once PD is brought low, wait at least 10ms before initiating a conversion. When employing the internal reference buffer, allow 200ms for the buffer to power up and recharge the REFBUF bypass capacitor. Any conversion initiated before these times will produce invalid results.




Figure 15. Reset Timing for the LTC2341-18



#### **Auto Nap Mode**

The LTC2341-18 automatically enters nap mode after a conversion has finished and completely powers up once a new conversion is initiated on the rising edge of CNV. Auto nap mode causes the power dissipation of the LTC2341-18 to decrease as the sampling frequency is reduced, as shown in Figure 16. This decrease in average power dissipation occurs because a portion of the LTC2341-18 circuitry is turned off during nap mode, and the fraction of the conversion cycle ( $t_{CYC}$ ) spent napping increases as the sampling frequency ( $t_{SMPL}$ ) is decreased.




Figure 16. Power Dissipation of the LTC2341-18 Decreases with Decreasing Sampling Frequency

#### **DIGITAL INTERFACE**

The LTC2341-18 features CMOS and LVDS serial interfaces, selectable using the LVDS/CMOS pin. The flexible OV<sub>DD</sub> supply allows the LTC2341-18 to communicate with any CMOS logic operating between 1.8V and 5V, including 2.5V and 3.3V systems, while the LVDS interface supports low noise digital designs. In CMOS mode, applications may employ either one or two lanes of serial data output, allowing the user to optimize bus width and data throughput. Together, these I/O interface options enable the LTC2341-18 to communicate equally well with legacy microcontrollers and modern FPGAs.

#### Serial CMOS I/O Mode

As shown in Figure 17, in CMOS I/O mode the serial data bus consists of a serial clock input, SCKI, serial data input, SDI, serial clock output, SCKO, and two lanes of serial data output, SD00 and SD01. Communication with the LTC2341-18 across this bus occurs during predefined data transaction windows. Within a window, the device accepts 6-bit SoftSpan configuration words for the next conversion on SDI and outputs 24-bit packets containing conversion results and channel configuration information from the previous conversion on SD00 and SD01. New data transaction windows open 10ms after powering up or resetting the LTC2341-18, and at the end of each conversion on the falling edge of BUSY. In the recommended use case, the data transaction should be completed with a minimum t<sub>OUJET</sub> time of 20ns prior to the start of the next conversion, as shown in Figure 17. New SoftSpan configuration words are only accepted within this recommended data transaction window, but SoftSpan changes take effect immediately with no additional analog input settling time required before starting the next conversion. It is still possible to read conversion data after starting the next conversion, but this will degrade conversion accuracy and therefore is not recommended.

Just prior to the falling edge of BUSY and the opening of a new data transaction window, SCKO is forced low and SD00 and SD01 are updated with the latest conversion results from analog input channels 0 and 1, respectively. Rising edges on SCKI serially clock conversion results and analog input channel configuration information out on SD00 and SD01 and trigger transitions on SCKO that are skew-matched to the data on SD00 and SD01. The resulting SCKO frequency is half that of SCKI. SCKI rising edges also latch SoftSpan configuration words provided on SDI, which are used to program the internal 6-bit SoftSpan configuration register. See the section Programming the SoftSpan Configuration Register in CMOS I/O Mode for further details. SCKI is allowed to idle either high or low in CMOS I/O mode. As shown in Figure 18, the CMOS bus is enabled when  $\overline{CS}$  is low and is disabled and Hi-Z when  $\overline{CS}$  is high, allowing the bus to be shared across multiple devices.

LINEAR TECHNOLOGY




Figure 17. Serial CMOS I/O Mode




Figure 18. Internal SoftSpan Configuration Register Behavior. Serial CMOS Bus Response to CS



The data on SD00 and SD01 are grouped into 24-bit packets consisting of an 18-bit conversion result, followed by two zeros, 1-bit analog channel ID, and 3-bit SoftSpan code, all presented MSB first. As suggested in Figures 17 and 18, each SD0 lane outputs these packets for both analog input channels in a sequential, alternating manner. For example, SD00 first outputs the 24-bit packet corresponding to analog input channel 0, then outputs the packet for channel 1, then continues to alternate between packets for channels 0 and 1. Likewise, SD01 has the same alternating pattern as SD00, but starting with the output for channel 1.

When interfacing the LTC2341-18 with a standard SPI bus, capture output data at the receiver on rising edges of SCKI. SCKO is not used in this case. Multiple SDO lanes are also usually not useful in this case. In other applications, such as interfacing the LTC2341-18 with an FPGA or CPLD, rising and falling edges of SCKO may be used to capture serial output data on SDO0 and SDO1 in double data rate (DDR) fashion. Capturing data using SCKO adds robustness to delay variations over temperature and supply.

#### Two Lane Serial CMOS Output Data Capture

As shown in Table 3, full 666ksps per channel throughput can be achieved with a 65MHz SCKI frequency by capturing the first packet (24 SCKI cycles total) from SD00 and SD01. This configuration also allows conversion results from both channels to be captured using as few as 18 SCKI cycles if the 1-bit analog channel ID and 3-bit SoftSpan code are not needed. Two lane data capture is usually best suited for use with FPGA or CPLD capture hardware, but may be useful in other application-specific cases.

#### **One Lane Serial CMOS Output Data Capture**

Applications that cannot accommodate two lanes of serial data capture may employ just one lane without reconfiguring the LTC2341-18. For example, capturing the first two packets (48 SCKI cycles total) from SD00 or SD01 provides data for both analog input channels. As shown in Table 3, full 666ksps per channel throughput can be achieved with a 65MHz SCKI frequency in the two lane case, but the maximum CMOS SCKI frequency of 100MHz limits the throughput to less than 666ksps per channel in the one lane case.

## Programming the SoftSpan Configuration Register in CMOS I/O Mode

The internal 6-bit SoftSpan configuration register controls the SoftSpan range for both analog input channels of the LTC2341-18. The default state of this register after power-up or resetting the device is all ones, configuring both channels to convert in SoftSpan 7, the ±V<sub>REFBUF</sub> range (see Table 1a). The state of this register may be modified by providing a new 6-bit SoftSpan configuration word on SDI during the data transaction window shown in Figure 17. New SoftSpan configuration words are only accepted within this recommended data transaction window, but SoftSpan changes take effect immediately with no additional analog input settling time required before starting the next conversion. Setting a channel's SoftSpan code to SS[2:0] = 000 immediately disables the channel, resulting in a corresponding reduction in  $t_{CONV}$  on the next conversion. Similarly, enabling a previously disabled channel requires no additional analog input settling time before

Table 3. Required SCKI Frequency to Achieve Various Throughputs in Common Output Bus Configurations with Two Channels Enabled. Shaded Entries Denote Throughputs That Are Not Achievable In a Given Configuration. Calculated Using  $f_{SCKI} = (Number of SCKI Cycles)/(t_{ACO.MIN} - t_{OUIET})$ 

I/O MODE	NUMBER OF SDO Lanes	NUMBER OF SCKI CYCLES	REQUIRED $f_{SCKI}$ (MHz) TO ACHIEVE THROUGHPUT OF 666ksps/CHANNEL 333ksps/CHANNEL 166ksps/CHANNEL ( $t_{ACQ} = 410$ ns) ( $t_{ACQ} = 1910$ ns) ( $t_{ACQ} = 4910$ ns)			
CMOS	2	18	50	10	4	
	2	24	65	13	5	
	1	48	Not Achievable	26	10	
LVDS	1	24	65 (130Mbps)	13 (26Mbps)	5 (10Mbps)	

LINEAR

starting the next conversion. The mapping between the serial SoftSpan configuration word, the internal SoftSpan configuration register, and each channel's 3-bit SoftSpan code is illustrated in Figure 19.

If fewer than 6 SCKI rising edges are provided during a data transaction window, the partial word received on SDI will be ignored and the SoftSpan configuration register will not be updated. If exactly 6 SCKI rising edges are provided, the SoftSpan configuration register will be updated to match the received SoftSpan configuration word, S[5:0]. The one exception to this behavior occurs when S[5:0] is all zeros. In this case, the SoftSpan configuration register will not be updated, allowing applications to retain the current SoftSpan configuration state by idling SDI low. If more than 6 SCKI rising edges are provided during a data transaction window, each complete 6-bit word received on SDI will be interpreted as a new SoftSpan configuration word and applied to the SoftSpan configuration register as described above. Any partial words are ignored.

Typically, applications will update the SoftSpan configuration register in the manner shown in Figures 17 and 18. After the opening of a new data transaction window at the falling edge of BUSY, the user supplies a 6-bit SoftSpan configuration word on SDI during the first 6 SCKI cycles. This new word overwrites the internal configuration register contents following the 6th SCKI rising edge. The user then holds SDI low for the remainder of the data transaction window causing the register to retain its contents regardless of the number of additional SCKI cycles applied. SoftSpan settings may be retained across multiple conversions by holding SDI low for the entire data transaction window, regardless of the number of SCKI cycles applied.

#### Serial LVDS I/O Mode

In LVDS I/O mode, information is transmitted using positive and negative signal pairs (LVDS+/LVDS-) with bits differentially encoded as (LVDS+ – LVDS-). These signals are typically routed using differential transmission lines




Figure 19. Mapping Between Serial SoftSpan Configuration Word, Internal SoftSpan Configuration Register, and SoftSpan Code for Each Analog Input Channel






Figure 20. Serial LVDS I/O Mode

with  $100\Omega$  characteristic impedance. Logical 1s and 0s are nominally represented by differential +350mV and -350mV, respectively. For clarity, all LVDS timing diagrams and interface discussions adopt the logical rather than physical convention.

As shown in Figure 20, in LVDS I/O mode the serial data bus consists of a serial clock differential input, SCKI, serial data differential input, SDI, serial clock differential output, SCKO, and serial data differential output, SDO. Communication with the LTC2341-18 across this bus occurs during predefined data transaction windows. Within a window, the device accepts 6-bit SoftSpan configuration words for the next conversion on SDI and outputs 24-bit packets containing conversion results and channel configuration information from the previous conversion on SDO. New data transaction windows open 10ms after powering up or resetting the LTC2341-18, and at the end of each conversion on the falling edge of BUSY. In the recommended use case, the data transaction should be completed with a minimum touler time of 20ns prior to the start of the

next conversion, as shown in Figure 20. New SoftSpan configuration words are only accepted within this recommended data transaction window, but SoftSpan changes take effect immediately with no additional analog input settling time required before starting the next conversion. It is still possible to read conversion data after starting the next conversion, but this will degrade conversion accuracy and therefore is not recommended.

Just prior to the falling edge of BUSY and the opening of a new data transaction window, SDO is updated with the latest conversion results from analog input channel 0. Both rising and falling edges on SCKI serially clock conversion results and analog input channel configuration information out on SDO. SCKI is also echoed on SCKO, skew-matched to the data on SDO. Whenever possible, it is recommended that rising and falling edges of SCKO be used to capture DDR serial output data on SDO, as this will yield the best robustness to delay variations over supply and temperature. SCKI rising and falling edges also latch SoftSpan configuration words provided on SDI, which are used to

LINEAR TECHNOLOGY

program the internal 6-bit SoftSpan configuration register. See the section Programming the SoftSpan Configuration Register in LVDS I/O Mode for further details. As shown in Figure 21, the LVDS bus is enabled when  $\overline{CS}$  is low and is disabled and Hi-Z when  $\overline{CS}$  is high, allowing the bus to be shared across multiple devices. Due to the high speeds involved in LVDS signaling, LVDS bus sharing must be carefully considered. Transmission line limitations imposed by the shared bus may limit the maximum achievable bus clock speed. LVDS inputs are internally terminated with a  $100\Omega$  differential resistor when  $\overline{CS}$  is low, while outputs must be differentially terminated with a  $100\Omega$  resistor at the receiver (FPGA). SCKI must idle in the low state in LVDS I/O mode, including when transitioning  $\overline{CS}$ .

The data on SDO are grouped into 24-bit packets consisting of an 18-bit conversion result, followed by two zeros, 1-bit analog channel ID and 3-bit SoftSpan code, all presented MSB first. As suggested in Figures 20 and 21, SDO outputs these packets for both analog input channels in a sequential, alternating manner. For example, SDO first outputs the 24-bit packet corresponding to analog input channel 0, then outputs the packet for channel 1, then continues to alternate between packets for channels 0 and 1.

#### **Serial LVDS Output Data Capture**

As shown in Table 3, full 666ksps per channel throughput can be achieved with a 65MHz SCKI frequency by capturing two packets (24 SCKI cycles total) of DDR data from SDO. The LTC2341-18 supports LVDS SCKI frequencies up to 250MHz.

## Programming the SoftSpan Configuration Register in LVDS I/O Mode

The internal 6-bit SoftSpan configuration register controls the SoftSpan range for both analog input channels of the LTC2341-18. The default state of this register after power-up or resetting the device is all ones, configuring both channels to convert in SoftSpan 7, the ±V<sub>REFBUF</sub> range (see Table 1a). The state of this register may be modified by providing a new 6-bit SoftSpan configuration word on SDI during the data transaction window shown in Figure 20. New SoftSpan configuration words are only accepted within this recommended data transaction window, but SoftSpan changes take effect immediately with no additional analog input settling time required before starting the next conversion. Setting a channel's SoftSpan code to SS[2:0] = 000 immediately disables the channel,




Figure 21. Internal SoftSpan Configuration Register Behavior. Serial LVDS Bus Response to  $\overline{ extsf{CS}}$ 



resulting in a corresponding reduction in t<sub>CONV</sub> on the next conversion. Similarly, enabling a previously disabled channel requires no additional analog input settling time before starting the next conversion. The mapping between the serial SoftSpan configuration word, the internal SoftSpan configuration register, and each channel's 3-bit SoftSpan code is illustrated in Figure 19.

If fewer than 6 SCKI edges (rising plus falling) are provided during a data transaction window, the partial word received on SDI will be ignored and the SoftSpan configuration register will not be updated. If exactly 6 SCKI edges are provided, the SoftSpan configuration register will be updated to match the received SoftSpan configuration word, S[5:0]. The one exception to this behavior occurs when S[5:0] is all zeros. In this case, the SoftSpan configuration register will not be updated, allowing applications to retain the current SoftSpan configuration state by idling SDI low. If more than 6 SCKI edges are provided during a

data transaction window, each complete 6-bit word received on SDI will be interpreted as a new SoftSpan configuration word and applied to the SoftSpan configuration register as described above. Any partial words are ignored.

Typically, applications will update the SoftSpan configuration register in the manner shown in Figures 20 and 21. After the opening of a new data transaction window at the falling edge of BUSY, the user supplies a 6-bit DDR SoftSpan configuration word on SDI during the first 6 SCKI cycles. This new word overwrites the internal configuration register contents following the 3rd SCKI falling edge. The user then holds SDI low for the remainder of the data transaction window causing the register to retain its contents regardless of the number of additional SCKI cycles applied. SoftSpan settings may be retained across multiple conversions by holding SDI low for the entire data transaction window, regardless of the number of SCKI cycles applied.

## **BOARD LAYOUT**

To obtain the best performance from the LTC2341-18, a four-layer printed circuit board (PCB) is recommended. Layout for the PCB should ensure the digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital clocks or signals alongside analog signals or underneath the ADC. Also minimize the length of the REFBUF to GND (Pin 11) bypass capacitor return loop, and avoid routing CNV near signals which could potentially disturb its rising edge.

Supply bypass capacitors should be placed as close as possible to the supply pins. Low impedance common returns for these bypass capacitors are essential to the low noise operation of the ADC. A single solid ground plane is recommended for this purpose. When possible, screen the analog input traces using ground.

#### **Reference Design**

For a detailed look at the reference design for this converter, including schematics and PCB layout, please refer to DC2581, the evaluation kit for the LTC2341-18.




## PACKAGE DESCRIPTION


Please refer to http://www.linear.com/product/LTC2341-18#packaging for the most recent package drawings.

#### **UH Package** 32-Lead Plastic QFN (5mm × 5mm)

(Reference LTC DWG # 05-08-1693 Rev D)



RECOMMENDED SOLDER PAD LAYOUT APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



BOTTOM VIEW—EXPOSED PAD

- 1. DRAWING PROPOSED TO BE A JEDEC PACKAGE OUTLINE M0-220 VARIATION WHHD-(X) (TO BE APPROVED)
  2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
  6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
  ON THE TOP AND BOTTOM OF PACKAGE

