

FEATURES DESCRIPTION 300MHz to 9GHz High Linearity I/Q Demodulator with Wideband IF Amplifier

The [LTC®5594](http://www.analog.com/LTC5594?doc=LTC5594.pdf) is a direct conversion quadrature demodulator optimized for high linearity zero-IF and low-IF receiver applications in the 300MHz to 9GHz frequency range. The very wide IF bandwidth of more than 1GHz makes the LTC5594 particularly suited for demodulation of very wideband signals, especially in 5G fronthaul/backhaul receiver applications. The outstanding dynamic range of the LTC5594 makes the device suitable for demanding infrastructure direct conversion applications. Proprietary technology inside the LTC5594 provides the capability to optimize OIP2 to 65dBm, and achieve image rejection better than 60dB. The DC offset control function allows nulling of the DC offset at the A/D converter input, thereby optimizing the dynamic range of true zero-IF receivers that use DC-coupled IF signal paths. The wideband RF and LO input ports make it possible to cover all the major wireless infrastructure frequency bands using a single device. The IF outputs of the LTC5594 are designed to interface directly with most common A/D converter input interfaces. The high OIP3 and high conversion gain of the device eliminate the need for additional amplifiers in the IF signal path.

All registered trademarks and trademarks are the property of their respective owners.

- **E** True Zero IF Demodulation
- Wideband Input Matched from 500MHz to 9GHz
- Wide IF Bandwidth: DC to 1GHz (1dB Flatness)
- 37dB Image Rejection, Adjustable to 60dB
- ⁿ **High Total OIP3: 37dBm at 5.8GHz**
- ⁿ **58dBm OIP2 at 5.8GHz, Adjustable to 65dBm**
- **n** Max Power Conversion Gain: 9.2dB at 5.8GHz
- Single-Ended RF Input with On-Chip Transformer
- \blacksquare **User Adjustable DC Offset Null**
- \blacksquare Serial Interface
- IF Amplifier Gain Adjustable in Eight Steps
- IF Amplifier Shutdown/Enable
- **E.** Low Power Shutdown Mode
- **De** Operating Temperature Range (T_C): -40° C to 105^oC
- 32-Lead 5mm \times 5mm QFN Package

APPLICATIONS

- 5G Base Station Fronthaul/Backhaul Receivers
- Military and Satellite Receivers
- Point-to-Point Broadband Radios
- High Linearity Direct Conversion I/Q SDR
- Test Instrumentation
- DPD Receivers

TYPICAL APPLICATION

1

ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION

(Note 1)

ORDER INFORMATION

Consult ADI Marketing for parts specified with wider operating temperature ranges.

[Tape and reel specifications](http://www.analog.com/media/en/package-pcb-resources/package/tape-reel-rev-n.pdf). Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

VCM = 0.9V, PIF = 1.5dBm (–1.5dBm/tone for 2-tone tests), PLO = 6dBm, all registers at default values, and all parameters listed for combined performance of demodulator and amplifier unless otherwise noted. (Notes 2, 3, 6, 9, 21, 24)

VCM = 0.9V, PIF = 1.5dBm (–1.5dBm/tone for 2-tone tests), PLO = 6dBm, all registers at default values, and all parameters listed for combined performance of demodulator and amplifier unless otherwise noted. (Notes 2, 3, 6, 9, 21, 24)

VCM = 0.9V, PIF = 1.5dBm (–1.5dBm/tone for 2-tone tests), PLO = 6dBm, all registers at default values, and all parameters listed for combined performance of demodulator and amplifier unless otherwise noted. (Notes 2, 3, 6, 9, 21, 24)

5

VCM = 0.9V, PIF = 1.5dBm (–1.5dBm/tone for 2-tone tests), PLO = 6dBm, all registers at default values, and all parameters listed for combined performance of demodulator and amplifier unless otherwise noted. (Notes 2, 3, 6, 9, 21, 24)

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. The voltage on all pins should not exceed V_{CC} + 0.3V or be less than –0.3V, otherwise damage to the ESD diodes may occur.

Note 2: Tests are performed with the test circuit of Figure 1.

Note 3: The LTC5594 is guaranteed to be functional over the –40°C to 105°C case temperature operating range.

Note 4: DSB noise figure is measured at the baseband frequency of 15MHz with a small-signal noise source without any filtering on the RF input and no other RF signal applied.

Note 5: A 6.8pF shunt capacitor is used on the RF inputs for 300MHz to 500MHz. 0.2pF is used for 500MHz to 9GHz.

Note 6: The differential amplifier outputs (IFIP, IFIM and IFQP, IFQM) are combined using a 180° combiner.

Note 7: Noise figure under blocking conditions (NF_{BLOCKING}) is measured at an output frequency of 60MHz with RF input signal at f_{L0} + 1MHz. Both RF and LO input signals are appropriately filtered, as well as the baseband output.

Note 8: Power conversion gain is defined from the RF input to the I or Q output. Power conversion gain is measured with a 100 Ω differential load impedance on the I and Q outputs. Any losses due to IF combiner and spectrum analyzer termination have been de-embedded.

Note 9: Input P_{RF} adjusted so that $P_{IF} = -1.5$ dBm/tone at the amplifier output. RF tone spacing set at 4MHz with high side LO, $f_{LO} = f_{RF} + 30$ MHz. **Note 10:** Image rejection is measured at $f_{IF} = 12MHz$ and calculated from the measured gain error and phase error.

Note 11: If the V_{CM} pin is left floating, it will self bias to a nominal 0.9V. **Note 12:** This is the recommended operating range, operation outside the listed range is possible with degraded performance to some parameters. **Note 13:** DC offset measured differentially between IFIP and IFIM and between IFQP and IFQM. The reported value is the mean of the absolute values of the characterization data distribution.

Note 14: IF amplitude is within 10% of final value.

Note 15: IF amplitude is at least 30dB down from its on state.

Note 16: IF outputs shorted to ground.

Note 17: IF tone spacing set at 1MHz.

Note 18: Worst case isolation measured to each IF single-ended port.

Note 19: Guaranteed by design characterization, not tested in production.

Note 20: The voltage on the OV_{DD} pin must never exceed V_{CC} + 0.3V, otherwise damage to the ESD diodes may occur.

Note 21: Refer to Appendix for register definition and default values.

Note 22: Mixer outputs directly connected to amplifier inputs. Bandwidth measured on single amplifier output, I or Q.

Note 23: V_{CC} should be ramped up slower than 5V/ms to prevent damage. **Note 24:** P_{IF} measured at amplifier differential outputs.

V_{CC} = 5V, EN = 3.3V, T_C = 25°C, P_{LO} = 6dBm, TYPICAL PERFORMANCE CHARACTERISTICS

HSLO, RF tone spacing = 4MHz, f_{IF} = 30MHz, P_{IF} = −1.5dBm per tone, and register defaults. DC Blocks, 50Ω terminations, and MACOM H9 180° combiner at amplifier outputs de-embedded from measurement unless otherwise noted. Test circuit shown in Figure 1 with 1GHz interstage filter.

Noise Figure and Conversion Gain vs LO Power

Gain vs AMPG Register Value

Gain vs IF Frequency for Various Fixed LO Frequencies

OIP3 vs RF Frequency for Various Fixed IF Frequencies

Noise Figure and Conversion Gain vs Temperature (T_C)

Gain vs IF Frequency for Various Fixed LO Frequencies

OIP3 vs RF Frequency for Various Fixed IF Frequencies

7

OIP3 vs IF Tone Power 0 1 2 3 4 5 6 7 8 9 10 50 45 40 35 30 25 20 15 RF FREQUENCY (GHz) OIP3 (dBm) -4.5 d Bm I, –1.5dBm Q, –1.5dBm I, 1.5dBm \cdot Q, -4.5 dBm Q, 1.5dBm 5594 G13

Optimized OIP3 vs Temperature (Tc)

OIP3 vs Temperature (T_C) and Register Value

OIP3 vs IP3CC Register Value

OIP3 vs IP3IC Register Value

OIP2 vs Temperature (T_C) and Register Value

Optimized HD2 vs Temperature (T_C)

5594 G20

HD2 vs Temperature (T_C) and Register Value 20 HD2IY, –40°C HD2IX, –40°C 10 HD2IY, 25°C \cdots HD2IX, 25°C HD2IY, 85°C \sim HD2IX, 85°C 0 HD2IY, 105°C - - -HD2IX, 105°C –10 I-CHANNEL –20 HD2 (dBc) $f_{RF} = 5800$ MHz –30 -40 –50 –60 –70 –80 0 32 64 96 128 160 192 224 256 REGISTER VALUE (INTEGER) **C** 5594 G28

Optimized HD3 vs Temperature (Tc)

HD3 vs Temperature (T_C) and Register Value

HD3 vs Temperature (Tc)

HD3 vs Temperature (T_C) and Register Value

Image Rejection vs LO Power

10

11

Rev A

TYPICAL PERFORMANCE CHARACTERISTICS V_{CC} = 5V, EN = 3.3V, T_C = 25°C, P_{LO} = 6dBm,

HSLO, RF tone spacing = 4MHz, f_{IF} = 30MHz, P_{IF} = −1.5dBm per tone, and register defaults. DC Blocks, 50Ω terminations, and MACOM H9 180° combiner at amplifier outputs de-embedded from measurement unless otherwise noted. Test circuit shown in Figure 1 with 1GHz interstage filter.

OIP2 Distribution vs Temperature (T_C)

LO to IF Isolation

Conversion Gain Distribution vs Temperature (T_C)

OIP3 Distribution vs Temperature (T_C)

Noise Figure Distribution vs Temperature (T_C)

Rev A

PIN FUNCTIONS

TEMP (Pin 2): Temperature Monitoring Diode. The diode to ground at this pin can be used to measure the die temperature. A forward bias current of 100µA can be used into this pin and the forward voltage drop can be measured as a function of die temperature.

RF (Pin 4): 50Ω RF Input. The pin should be DC-blocked with a coupling capacitor; 1000pF is recommended.

V_{CM} (Pin 6): IF Amplifier Common Mode Output Voltage Adjust. Source resistance should be 1k or lower. If this pin is left unconnected, it will internally self-bias to 0.9V.

EN (Pin 7): Enable Pin. A logic high on this pin will enable the chip. An internal 200k pull-down resistor ensures the chip remains disabled if there is no connection to the pin (open-circuit condition).

MQP, MQM, MIM, MIP (Pins 9, 10, 31, 32): Mixer Differential Output Pins. When connected to the amplifier input pins, the DC bias point is V_{CC} – 1.4V for each pin. A lowpass filter is typically used between the MQM(P) or MIM(P) pins and the AQM(P) or AIM(P) pins to suppress the high frequency mixing products. See the [Applications](#page-0-0) section for more information.

DNC (Pins 11, 14, 30): DO NOT CONNECT. No connection should be made to these pins.

AQM, AQP, AIP, AIM (Pins 12, 13, 28, 29): Amplifier Differential Input Pins. When connected to the mixer output pins, the DC bias point is V_{CC} – 1.4V for each pin. A lowpass filter is typically used between the AQM(P) or AIM(P) pins and the MQM(P) or MIM(P) pins to suppress the high frequency mixing products. See the [Applications](#page-0-0) section for more information.

IFQM, IFQP, IFIP, IFIM (Pins 15, 16, 25, 26): IF Amplifier Output Pins. The current used by the output amplifiers is set by a resistance of 25 Ω to 200 Ω from each pin to ground and the V_{CM} control voltage.

CSB (Pin 17): Chip Select Bar. When CSB is low, the serial interface is enabled. It can be driven with 1.2V to 3.3V logic levels.

V_{CC} (Pin 18): Positive Supply Pin. This pin should be bypassed with a 1000pF and 4.7µF capacitor to ground.

LOP, LOM (Pins 19, 20): LO Inputs. External matching is not needed. Can be driven 50 Ω single-ended or 100 Ω differentially. The LO pins should be DC-blocked with

PIN FUNCTIONS

coupling capacitor; 1000pF is recommended. When driven single-ended, the unused pin should be terminated with 50Ω in series with the DC-blocking capacitor.

SDO (Pin 21): Serial Data Output. This output can accommodate logic levels from 1.2V to 3.3V. During read-mode, data is read out MSB first.

SDI (Pins 22): Serial Data Input. Data is clocked MSB first into the mode-control registers on the rising edge of SCK. SDI can be driven with 1.2V to 3.3V logic levels.

SCK (Pin 23): Serial Clock Input. SDI can be driven with 1.2V to 3.3V logic levels.

OV_{DD} (Pin 24): Positive Digital Interface Supply Pin. This pin sets the logic levels for the digital interface. 1.2V to 3.3V can be used. This pin should be bypassed with a 1µF capacitor to ground. The V_{CC} supply must be applied before the $O(V_{DD}$ supply to prevent damage to the ESD diodes.

AMPD (Pin 27): IF Amplifier Disable Pin. A logic high on this pin will disable the IF amplifiers. The state of the IF amplifers is the logical AND of AMPD and the EAMP register. An internal 200k pull-down resistor ensures the IF amplifiers are enabled by default if the is no connection to the pin (open-circuit condition).

GND (Pins 1, 3, 5, 8, Exposed Pad Pin 33): Ground. These pins must be soldered to the circuit board RF ground plane. The backside exposed pad ground connection should have a low inductance connection and good thermal contact to the printed circuit board ground plane using many through-hole vias. See layout information.

BLOCK DIAGRAM

TIMING DIAGRAMS

SPI Port Timing (Readback Mode)

SPI Port Timing (Write Mode)

Rev A

TEST CIRCUIT

TEST CIRCUIT

Figure 2. Component Side of Evaluation Board

Figure 3. Bottom Side of Evaluation Board

The LTC5594 is an IQ demodulator designed for high dynamic range receiver applications. It consists of an RF balun, I/Q mixers, quadrature LO amplifiers, IF amplifiers, and correction circuitry for DC offset, image rejection, and nonlinearity.

Operation

As shown in the Block Diagram for the LTC5594, the RF input signal is converted to a differential signal by the on-chip balun transformer before going to the I and Q channel mixers.

The LO inputs are impedance matched using a programmable network, and then accurately shifted in phase by 90° by an internal precision phase shifter. This phase shifter maintains the accurate quadrature relation over the full LO input range from 300MHz to 9GHz. In addition, the phase shifter allows fine tuning of the phase difference between the I- and Q-channel LO with a resolution of around 0.05 degrees to compensate for any phase mismatch between the mixers and phase mismatch introduced into the IF path by any filter component mismatch.

The differential mixer IF output signals are filtered off-chip to remove the f_{RF} + f_{LO} signal and other high frequency mixing products before being applied to the on-chip IF amplifiers. The IF amplifiers have adjustable gain and common mode output voltage to allow for direct interfacing with A/D converters. The gain balance between both IF output channels of the LTC5594 can be fine tuned with a resolution of about 0.016dB in order to compensate for gain mismatches in the IF signal path, either caused internally by the device or by external amplifiers and filters. The DC offset in both IF channels can be adjusted in order to minimize the accumulated DC offset at the A/D converter input.

The IF gain, gain error and phase error adjust, DC offset adjust, and nonlinearity adjust registers are digitally controlled through a 4-wire serial interface. The register map is detailed in the Appendix.

RF Input Port

[Figure 4](#page-17-0) shows a simplified schematic of the demodulator's RF input connected to an on-chip balun transformer. External DC voltage should not be applied to the RF input pin. DC current flowing into the pin may cause damage to the chip. Series DC blocking capacitors should be used to couple the RF input pin to the RF signal source. As shown in [Figure 5,](#page-18-0) the RF input port is well matched with return loss greater than 10dB over the frequency range of 500MHz to 9GHz with a 0.2pF capacitor on C2. A 0.1pF capacitor on C3 placed 3mm away from C1 on the 50 Ω input transmission line may improve return loss at higher frequencies. The RF pin can also be externally matched over the 300MHz to 500MHz frequency range by changing C2 to 6.8pF. [Table 1](#page-18-1) shows the impedance and input reflection coefficient for the RF input with C2 = 0.2pF. The input transmission line length is de-embedded from the measurement.

Figure 4. Simplified Schematic of the RF Input with External Matching Components

Table 1. RF Input Impedance

Figure 5. RF Input Return Loss with C2 = 0.2pF and 6.8pF

LO Input Port

The demodulator's LO input interface is shown in [Figure 6](#page-18-2). The input consists of a programmable input match and a high precision quadrature phase shifter which generates 0° and 90° phase shifted LO signals for the LO buffer amplifiers to drive the I/Q mixers. DC blocking capacitors are required on the LOP and LOM inputs. When using a single-ended LO input, it is necessary to terminate the unused LO input (LOP in [Figure 6](#page-18-2)) into 50Ω.

The programmable input match adjust is controlled by the BAND, CF1, LF1, and CF2 registers as detailed in the register map shown in [Table 2.](#page-18-3) The return loss for the register setting in [Table 2](#page-18-3) is shown in [Figure 7](#page-19-0).

Figure 6. Simplified Schematic of the LO Inputs with Single-Ended Drive

[Figure 8](#page-19-1) shows the high band LO input return loss for various input TL1 transmission line lengths for LO input frequencies from 6GHz to 9GHz. Return loss greater than 10dB can be achieved by using a 0.2pF capacitor at Cx on the input 50 Ω transmission line. The high band LO input return loss is listed in Table 3 with no capacitor at Cx and BAND, CF1, LF1, and CF2 registers set to 1,0,0,0.

Figure 7. Single-Ended LO Input Return Loss vs BAND, CF1, LF1, and CF2

Figure 8. High Band LO Input Return Loss vs Input Transmission Line Length Lt

Interstage Filter

An interstage IF filter should be used between the MIP (MIM) and AIP (AIM) pins and the MQP (MQM) and AQP (AQM) pins to suppress the large $f_{RF} + f_{LO}$ and other mixing products from the mixer outputs. Without the filter, the linearity of the amplifier can be degraded for the desired signal. [Figure 9](#page-20-0) shows a recommended lowpass filter. [Table 4](#page-19-2) shows typical values used for a lowpass response of various bandwidths.

1dB BW (MHz)	L1, L2(nH)	C9, C11 (pF)	C10, C12(pF)
20	330	39	120
50	150	15	
100	68	10	22
300	33	4.7	6.8
500	22	3.0	3.0
1000	82	1.0	3.0

Table 4. Component Values for Interstage Lowpass Filter

It is important that the placement of C10 and C12 be as close as possible to the amplifier inputs. Long line lengths on the amplifier inputs can lead to instability. As shown in [Figure 10,](#page-20-1) a 50 Ω common mode termination resistance can be used to better ensure stability with long line lengths and/or higher order filtering. The placement of C9 and C11 should be as close as possible to the mixer outputs for effective filtering of the 2xLO, $f_{RF} + f_{LO}$, and other mixing products.

By adjusting the values of the capacitors in the filter, it is possible to add or remove frequency slope of the IF response. The RF input has a frequency slope above 2GHz of approximately –1dB/GHz. If a high side LO (HSLO) is

Figure 9. Simplified Schematic of the Mixer Output and IF Amplifier Input with Interstage Filter

Figure 10. Interstage IF Filter with Common Mode Termination

used, the resulting IF slope will be 1dB/GHz. If a low side LO (LSLO) is used, the resulting IF slope will be –1dB/ GHz. The IF filter component values can be adjusted so that approximately 1dB of peaking or roll-off can be achieved over the filter bandwidth to give an overall flat IF response for the HSLO or LSLO case.

I-Channel and Q-Channel Outputs

The phase relationship between the I-channel output signal and the Q-channel output signal is fixed. When the LO input frequency is higher (or lower) than the RF input frequency, the Q-channel outputs (IFQP, IFQM) lead (or lag) the I-channel outputs (IFIP, IFIM) by 90°.

[Figure 11](#page-21-0) shows a simplified schematic of the IF amplifier outputs. The current-mode outputs require a terminating resistance to establish a common mode voltage level. The optimum operating current is 18mA per output. A 50 Ω termination is recommended on each output for a 0.9V common mode voltage (R5, R6). Operation at a higher common mode voltage is possible with the addition of a common mode termination. For example, to operate at 1.8V, an additional common mode resistance of 25 Ω $(R5 = 66.5\Omega$ and R6 = 0 Ω , or R5 = R6 = 43.2 Ω) would be used to maintain an output current of 18mA. Alternatively, a 100 Ω termination to ground on each output can be used for a 1.8V common mode voltage with 6dB more

Rev A

conversion gain. To operate at lower common mode voltages, a lower termination resistance can be used on each output at the expense of conversion gain, or a negative supply can be used at the connection of the termination resistors. [Figure 12](#page-21-1) shows the OIP3 of the amplifier alone with various common mode voltages.

Figure 12. OIP3 of Amplifier Only vs Output Common Mode Voltage (V_{CM})

The amplifier gain can be adjusted in eight steps of roughly 1dB from 8dB to 15dB using the AMPG register. Setting AMPG = $0x7$ sets the gain at about 15dB and setting AMPG = 0x0 sets the gain to about 8dB.

A typical anti-alias filter is shown in [Figure 11](#page-21-0) for interface with an ADC. The parallel combinations of R3||R7 and R4||R8 set the differential impedance for the ADC. The input and output of the filter contain a common mode termination for high frequencies. These are formed by C17, C18 and 24.9 Ω at the input and C23, C24 and 24.9 Ω at the output. The common mode termination at the amplifier output ensures stability and the common mode termination at the ADC input provides a termination for the high frequency kickback from the sampling capacitors in the ADC. [Table 5](#page-22-0) shows some typical values vs 1dB cutoff frequency for the anti-alias filter. To optimize the flatness and ripple of the IF band, both the IF interstage filter and the anti-alias filter can be designed together in a simulator including package parasitics. The additional slope due to RF slope and HSLO or LSLO can be compensated by using this method. The layout of the anti-alias filter should be done so that the amplifier outputs and ADC inputs are as close as possible. This is to prevent long line lengths from introducing additional parasitics.

Figure 11. Simplified Schematic of the IF Amplifier Output with Anti-Alias Filter

Table 5. Component Values for Anti-Alias Lowpass Filter

Tables [6](#page-22-1) and [7](#page-22-2) show the differential and common mode S-parameters for the amplifier by itself with 50Ω terminations on all ports. In addition, common mode terminations were used on the input and output ports having a value of 2pF in series with $50Ω$.

The common mode feedback amplifier holds the common mode output voltage within about 20mV of the V_{CM} pin voltage. The V_{CM} pin interface is shown in [Figure 13](#page-22-3). The V_{CM} pin should be driven by a voltage source with an output impedance lower than 1kΩ. When the V_{CM} pin is unbiased, the output common mode voltage will be held at a nominal 0.9V given by the internal voltage divider formed by the 40k and 8k resistors. Connecting the V_{CM} pin to an ADC common mode reference pin allows the output common mode voltage of the IF amplifier to track the ADC common mode.

Figure 13. Simplified Schematic of the V_{CM} Input Pin

Table 6. IF Amplifier S-Parameters (Differential-Mode)

Temperature Diode

A schematic of the TEMP pin is shown in [Figure 14.](#page-23-0) The temperature diode can be used to directly measure the die temperature. A 40k resistor is recommended to V_{CC} to generate a 100µA current source for the diode readout. The temperature slope is about –1.52mV/°C.

Figure 14. Schematic of the TEMP Pin

Enable Interface

A simplified schematic of the EN pin is shown in [Figure 15](#page-23-1). The enable voltage necessary to turn on the LTC5594 is 0.7 \bullet OV_{DD}. To disable or turn off the chip, this voltage should be below $0.3 \cdot 0V_{DD}$. If the EN pin is not connected, the chip is disabled. An internal 200k Ω pull-down keeps the part in shutdown mode if the pin is left floating. The LTC5594 can be put into a lower current sleep mode through the serial interface by writing 0x00 to register 0x16. This will dis-

able the demodulator, amplifier, DC offset, and nonlinearity adjust circuits which are controlled by the EDEM, EAMP, EDC, and EADJ bits. Alternatively, writing any combination of bits to the four MSB's of register 0x16 will enable or disable the individual circuit blocks.

AMPD Interface

Also shown in [Figure 15](#page-23-1) is the simplified schematic for the AMPD IF amplifier disable pin. The IF amplifiers are enabled if the logical AND of AMPD and the EAMP register is 1. The IF amplifier state is detailed in [Table 8.](#page-23-2)

Digital Input Pins

[Figure 16](#page-23-3) shows the simplified schematics for the digital input pins, SCK, CSB, and SDI. These pins should not be left floating, since there is no internal pull-down or pull-up.

Figure 16. Simplified Schematic of the Digital Input Pins (SCK, CSB, SDI)

OV_{DD} Interface

Rev A [Figure 17](#page-24-0) shows the simplified schematic of the OV_{DD} interface. The $\overline{O}V_{DD}$ pin supplies the voltage for the digital inputs and SDO pin. By setting the pin at 1.2V to 3.3V, the serial port can function with 1.2V to 3.3V logic levels. It is important that when sequencing the supply voltages for

the chip that the V_{CC} supply be brought up first before the $O(V_{DD}$ supply. This is to prevent the ESD diode connected between OV_{DD} and V_{CC} from getting damaged.

Figure 17. Simplified Schematic of the OV_{DD} Pin Interface

SERIAL PORT

The SPI compatible serial port provides control and monitoring functionality.

Communication Sequence

The serial bus is comprised of CSB, SCK, SDI and SDO. Data transfers to the part are accomplished by the serial bus master device first taking CSB low to enable the LTC5594's port. Input data applied on SDI is clocked on the rising edge of SCK, with all transfers MSB first. The communication burst is terminated by the serial bus master returning CSB high. See the timing diagrams for details.

Data is read from the part during a communication burst using SDO. Readback may be multidrop (more than one LTC5594 or other serial device connected in parallel on the serial bus), as SDO is high impedance (Hi-Z) when $CSB = 1$.

Single Byte Transfers

The serial port is arranged as a simple memory map, with status and control available in 23 registers as shown in the appendix. All data bursts are comprised of at least two 8-bit bytes. The most significant bit of the first byte is the read/write bit. Setting this bit to 1 puts the serial port into read mode. The next 7 bits of the first byte are address bits and can be set from 0x00 to 0x17. The subsequent byte, or bytes, is data from/to the specified register address. See the timing diagrams for details. Note that the written

data is transferred to the internal register at the falling edge of the 16th clock cycle (parallel load).

Multiple Byte Transfers

More efficient data transfer of multiple bytes is accomplished by using the LTC5594's register address autoincrement feature as shown in the timing diagram. The serial port master sends the destination register address in the first byte and reads or writes data in the second byte as before, but on the third byte the address pointer is auto-incremented by 1 and the serial port master can read or write to subsequent registers. If the register address pointer attempts to increment past 23 (0x17), it is automatically reset to 0.

SDO_MODE Control Bit

The SDO output has two modes of operation as shown in the timing diagram. When register 0x16 control bit SDO_MODE = 0, the SDO pin functions as a normal output which is Hi-Z during a write command. If SDO_MODE = 1, the SDO output is put into a serial repeater mode where SDO echos the command written to SDI before readback of register contents either in read or write mode. This can be used in high bus noise environments where it is necessary to perform error checking on commands sent to the serial port.

A simplified schematic of the SDO output is shown in [Figure 18](#page-24-1). The $O(V_{DD}$ supply sets the logic level of the output, and a 25 Ω series resistor limits the output current.

Rev A

Register Defaults

The register map and defaults are given in Tables [9](#page-27-0) and [10](#page-28-0) in the Appendix. When the device is powered up, the registers may not be reset to their default values. By writing a 1 to the SRST bit (bit[3]) of register 0x16, the device will go into soft reset and the registers will be reset to their default values.

Impairment Minimization

The LTC5594 contains circuitry for minimizing receiver impairments such as DC offset, phase and gain error, and nonlinearity. An example block diagram of a receiver application is shown in [Figure 19](#page-25-0). A 2-tone source signal is applied to the RF input and the I and Q ADC outputs are measured in the digital domain to determine the optimized register settings in the LTC5594 for minimization of the impairments.

[Figure 20](#page-26-0) shows the nonoptimized baseband spectrum and [Figure 21](#page-26-1) shows the optimized baseband spectrum for a 2-tone test signal at 5.8GHz.

Figure 19. Example Block Diagram of a Receiver with 2-Tone Test Signal for Impairment Minimization

Figure 20. Nonoptimized 2-Tone Spectrum at 5.8GHz with 1GHz Anti-Alias Filter

Figure 21. Optimized 2-Tone Spectrum at 5.8GHz with 1GHz Anti-Alias Filter

APPENDIX

Table 9. Serial Port Register Contents

*Unused, do not change default value.

APPENDIX

PACKAGE DESCRIPTION

REVISION HISTORY

