

### LTC1760

### Dual Smart Battery System Manager

### FEATURES

- SMBus Charger/Selector for Two Smart Batteries\*
- Voltage and Current Accuracy within 0.2% of Value Reported by Battery
- Simplifies Construction of "Smart Battery System Manager"
- Includes All SMBus Charger V1.1 Safety Features
- Supports Autonomous Operation without a Host
- Allows Both Batteries to Discharge Simultaneously into Single Load with Low Loss (Ideal Diode)
- SMBus Switching for Dual Batteries with Alarm Monitoring for Charging Battery at All Times
- Pin Programmable Limits for Maximum Charge Current and Voltage Improve Safety
- Fast Autonomous PowerPath™ Switching (<10µs)</p>
- Low Loss Simultaneous Charging of Two Batteries
- >95% Efficient Synchronous Buck Charger
- AC Adapter Current Limiting\* Maximizes Charge Rate
- SMBus Accelerator Improves SMBus Timing\*\*
- Available in 48-Lead TSSOP Package

### **APPLICATIONS**

- Portable Computers and Instruments
- Standalone Dual Smart Battery Chargers
- Battery Backup Systems

### DESCRIPTION

The LTC<sup>®</sup>1760 Smart Battery System Manager is a highlyintegrated SMBus Level 3 battery charger and selector intended for products using dual smart batteries. Three SMBus interfaces allow the LTC1760 to servo to the internal voltage and currents measured by the batteries while allowing an SMBus Host device to monitor either battery's status. Charging accuracy is determined by the battery's internal voltage and current measurements, typically better than  $\pm 0.2\%$ .

A proprietary PowerPath architecture supports simultaneous charging or discharging of both batteries. Typical battery run times are extended by up to 10%, while charging times are reduced by up to 50%. The LTC1760 automatically switches between power sources in less than 10µs to prevent power interruption upon battery or wall adapter removal.

The LTC1760 implements all elements of a version 1.1 "Smart Battery System Manager" except for the generation of composite battery information. An internal multiplexer cleanly switches the SMBus Host to either of the two attached Smart Batteries without generating partial messages to batteries or SMBus Host. Thermistors on both batteries are automatically monitored for temperature and disconnection information (SafetySignal).

**Δ7**, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and PowerPath is a trademark of Analog Devices, Inc. All other trademarks are the property of their respective owners. Protected by U.S. Patents including \*5723970 \*\*6650174.

### TYPICAL APPLICATION

**Dual Battery Charger/Selector System Architecture** 



#### **Dual vs Sequential Charging**



### ABSOLUTE MAXIMUM RATINGS

#### (Note 1)

DCIN, SCP, SCN, CLP,
V <sub>PLUS</sub> , SW to GND–0.3V to 32V
SCH1, SCH2 to GND0.3V to 28V
BOOST to GND0.3V to 37V
CSP, CSN, BAT1, BAT2 to GND0.3V to 28V
LOPWR, DCDIV to GND0.3V to 10V
$V_{CC2}$ , $V_{DDS}$ to GND0.3V to 7V
SDA1, SDA2, SDA, SCL1,
SCL2, SCL, SMBALERT to GND0.3V to 7V
MODE to GND0.3V to $V_{CC2}$ +0.3V
COMP1 to GND0.3V to 5V
Maximum DC Current Into Pin
SDA1, SDA2, SDA, SCL1, SCL2, SCL ±3mA
TH1A, TH2A –5mA
ТН1В, ТН2В –102μА
Operating Junction Temperature Range
(Note 6)40°C to 125°C
Storage Temperature65°C to 150°C
Lead Temperature (Soldering, 10 sec)

### PIN CONFIGURATION



### **ORDER INFORMATION**

#### (http://www.linear.com/product/LTC1760#orderinfo)

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC1760CFW#PBF	LTC1760CFW#TRPBF	LTC1760CFW	48-Lead Plastic TSSOP	0°C to 85°C
LTC1760IFW#PBF	LTC1760IFW#TRPBF	LTC1760IFW	48-Lead Plastic TSSOP	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Supply an	d Reference						
	DCIN Operating Range	DCIN Selected		6		28	V
I <sub>CH0</sub> I <sub>CH1</sub>	DCIN Operating Current	Not Charging (DCIN Selected) (Note 10) Charging (DCIN Selected) (Note 10)			1 1.3	1.5 2	mA mA
I <sub>VCC2_AC1</sub> I <sub>VCC2_AC0</sub>	V <sub>CC2</sub> Operating Current	AC Present (Note 11) AC Not Present (Note 11)			0.75 75	1 100	mA μA
	Battery Operating Voltage Range	Battery Selected, PowerPath Function Battery Selected, Charging Function (Note 2)		6 0		28 28	V V
I <sub>BAT</sub>	Battery Drain Current	Battery Selected, Not Charging, V <sub>DCIN</sub> = 0V (Note 10)			175		μA
V <sub>FDC</sub> V <sub>FB1</sub> V <sub>FB2</sub> V <sub>FSCN</sub>	V <sub>PLUS</sub> Diodes Forward Voltage: DCIN to V <sub>PLUS</sub> BAT1 to V <sub>PLUS</sub> BAT2 to V <sub>PLUS</sub> SCN to V <sub>PLUS</sub>	I <sub>VCC</sub> = 10mA I <sub>VCC</sub> = 0mA I <sub>VCC</sub> = 0mA I <sub>VCC</sub> = 0mA I <sub>VCC</sub> = 0mA			0.8 0.7 0.7 0.7		V V V V
UVLO	Undervoltage Lockout Threshold	V <sub>PLUS</sub> Ramping Down, Measured at V <sub>PLUS</sub> to GND	٠	3		5	V
V <sub>VCC</sub>	V <sub>CC</sub> Regulator Output Voltage		•	4.9	5.2	5.5	V
V <sub>LDR</sub>	V <sub>CC</sub> Load Regulation	No External Connection Beyond Applications Shown Herein			0.2	1	%
Switching	Regulator						
V <sub>TOL</sub>	Voltage Accuracy	With Respect to Voltage Reported by Battery V <sub>CHMIN</sub> < Requested Voltage < V <sub>LIMIT</sub>	•	-32		32	mV
I <sub>TOL</sub>	Current Accuracy	With Respect to Current Reported by Battery 4mV/R <sub>SENSE</sub> < Requested Current < I <sub>LIMIT</sub> (Min) (Note 12) R <sub>ILIMIT</sub> = 0 (Short to GND) R <sub>ILIMIT</sub> = 10k ±1% R <sub>ILIMIT</sub> = 33k ±1% R <sub>ILIMIT</sub> = 0pen (or Short I <sub>LIMIT</sub> to V <sub>CC2</sub> )	•	-2 -4 -8 -8		2 4 8	mA mA mA mA
f <sub>0SC</sub>	Regulator Switching Frequency			255	300	345	kHz
f <sub>DO</sub>	Regulator Switching Frequency in Low Dropout Mode	Duty Cycle ≥99%		20	25		kHz
DC <sub>MAX</sub>	Regulator Maximum Duty Cycle			99	99.5		%
I <sub>MAX</sub>	Maximum Current Sense Threshold	V <sub>ITH</sub> = 2.2V		140	155	190	mV
I <sub>SNS</sub>	CA1 Input Bias Current	$V_{CSP} = V_{CSN} > 5V$			150		μA
CMSL	CA1 Input Common Mode Low			0			V
CMSH	CA1 Input Common Mode High					$V_{\text{DCIN}} - 0.2$	V
V <sub>CL1</sub>	CL1 Turn-On Threshold	C-Grade (Note 6) I-Grade (Note 6)	•	95 94 90	100 100 100	105 108 108	mV mV mV
TG t <sub>r</sub> TG t <sub>r</sub>	TGATE Transition Time: TGATE Rise Time TGATE Fall Time	C <sub>LOAD</sub> = 3300pF, 10% to 90% C <sub>LOAD</sub> = 3300pF, 10% to 90%			50 50	90 90	ns ns
BG t <sub>r</sub> BG t <sub>f</sub>	BGATE Transition Time BGATE Rise Time BGATE Fall Time	C <sub>LOAD</sub> = 3300pF, 10% to 90% C <sub>LOAD</sub> = 3300pF, 10% to 90%			50 40	90 80	ns ns

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Trip Points	S	1		1			
V <sub>TR</sub>	DCDIV/LOPWR Threshold	V <sub>DCDIV</sub> or V <sub>LOPWR</sub> Falling C-Grade (Note 6) I-Grade (Note 6)	•	1.166 1.162	1.19 1.19	1.215 1.215	V V
V <sub>THYS</sub>	DCDIV/LOPWR Hysteresis Voltage	V <sub>DCDIV</sub> or V <sub>LOPWR</sub> Rising			30		mV
I <sub>BVT</sub>	DCDIV/LOPWR Input Bias Current	V <sub>DCDIV</sub> or V <sub>LOPWR</sub> = 1.19V			20	200	nA
V <sub>TSC</sub>	Short-Circuit Comparator Threshold	$V_{SCP} - V_{SCN}, V_{CC} \ge 5V$ C-Grade (Note 6) I-Grade (Note 6)	•	90 88	100 100	115 115	mV mV
V <sub>FT0</sub>	Fast PowerPath Turn-Off Threshold	V <sub>DCDIV</sub> Rising from V <sub>CC</sub>		6	7	7.9	V
V <sub>OVSD</sub>	Overvoltage Shutdown Threshold as a Percent of Programmed Charger Voltage	V <sub>SET</sub> Rising from 0.8V until TGATE and BGATE Stop Switching			107		%
DACs		<u>`</u>					
I <sub>RES</sub>	I <sub>DAC</sub> Resolution	Guaranteed Monotonic		10			Bits
t <sub>IP</sub> t <sub>ILOW</sub>	I <sub>DAC</sub> Pulse Period: Normal Mode Wake-Up Mode			6	10 50	15	μs ms
	Charging Current Granularity	R <sub>ILIMIT</sub> = 0 (Short I <sub>LIMIT</sub> to GND) R <sub>ILIMIT</sub> = 10k ±1% R <sub>ILIMIT</sub> = 33k ±1% R <sub>ILIMIT</sub> = Open (or Short I <sub>LIMIT</sub> to V <sub>CC2</sub> )			1 2 4 4		mA mA mA mA
I <sub>WAKE_UP</sub>	Wake-Up Charging Current (Note 5)			60	80	100	mA
I <sub>LIMIT</sub>	Charging Current Limit	C-Grade (Note 6) R <sub>ILIMIT</sub> = 0 (Short I <sub>LIMIT</sub> to GND) R <sub>ILIMIT</sub> = 10k ±1% R <sub>ILIMIT</sub> = 33k ±1% R <sub>ILIMIT</sub> = Open (or Short I <sub>LIMIT</sub> to V <sub>CC2</sub> )	•	980 1960 2490 3920	1000 2000 3000 4000	1070 2140 3210 4280	mA mA mA mA
		I-Grade (Note 6) R <sub>ILIMIT</sub> = 0 (Short I <sub>LIMIT</sub> to GND) R <sub>ILIMIT</sub> = 10k ±1% R <sub>ILIMIT</sub> = 33k ±1% R <sub>ILIMIT</sub> = Open (or Short I <sub>LIMIT</sub> to V <sub>CC2</sub> )	•	930 1870 2380 3750	1000 2000 3000 4000	1110 2220 3320 4430	mA mA mA
V <sub>RES</sub>	V <sub>DAC</sub> Resolution	Guaranteed Monotonic (5V < V <sub>BAT</sub> < 25V)		11			Bits
V <sub>STEP</sub>	V <sub>DAC</sub> Granularity				16		mV
V <sub>LIMIT</sub>	Charging Voltage Limit (Note 7)	$ \begin{array}{l} R_{VLIMIT} = 0 \; (Short \; V_{LIMIT} \; to \; GND) \\ R_{VLIMIT} = 10k \; \pm 1\% \\ R_{VLIMIT} = 33k \; \pm 1\% \\ R_{VLIMIT} = 100k \; \pm 1\% \\ R_{VLIMIT} = 0 pen \; (or \; Short \; V_{LIMIT} \; to \; V_{CC2} \; ) (Note \; 13) \end{array} $	• • • •	8400 12608 16832 21024	8432 12640 16864 21056 32768	8464 12672 16896 21088	mV mV mV mV
Charge M	UX Switches						
t <sub>ONC</sub>	GCH1/GCH2 Turn-On Time	$V_{GCHX} - V_{SCHX} > 3V, C_{LOAD} = 3000 pF$			5	10	ms
t <sub>OFFC</sub>	GCH1/GCH2 Turn-Off Time	V <sub>GCHX</sub> – V <sub>SCHX</sub> < 1V, from Time of V <sub>CSN</sub> < V <sub>BATX</sub> – 30mV, C <sub>LOAD</sub> = 3000pF			15		μs
V <sub>CON</sub>	CH Gate Clamp Voltage GCH1 GCH2	ILOAD = 1µA VGCH1 - VSCH1 VGCH2 - VSCH2		5 5	5.8 5.8	7 7	V V

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>COFF</sub>	CH Gate Off Voltage GCH1 GCH2	I <sub>LOAD</sub> =10µA V <sub>GCH1</sub> - V <sub>SCH1</sub> V <sub>GCH2</sub> - V <sub>SCH2</sub>		-0.8 -0.8	-0.4 -0.4	0 0	V V
V <sub>TOC</sub>	CH Switch Reverse Turn-Off Voltage	$V_{BATX} - V_{CSN}$ , $5V \le V_{BATX} \le 28V$ C-Grade (Note 6) I-Grade (Note 6)	•	5 2	20 20	40 40	mV mV
V <sub>FC</sub>	CH Switch Forward Regulation Voltage	$V_{CSN} - V_{BATX}$ , $5V \le V_{BATX} \le 28V$	•	15	35	60	mV
I <sub>OC(SRC)</sub> I <sub>OC(SNK)</sub>	GCH1/GCH2 Active Regulation: Max Source Current Max Sink Current	$V_{GCHX} - V_{SCHX} = 1.5V$			-2 2		μA μA
V <sub>CHMIN</sub>	BATX Voltage Below Which Charging is Inhibited	(Note 14)		3.5		4.7	V
PowerPat	h Switches						
t <sub>DLY</sub>	Blanking Period after UVLO Trip	Switches Held Off			250		ms
t <sub>PPB</sub>	Blanking Period after LOPWR Trip	Switches in 3-Diode Mode			1		sec
t <sub>onpo</sub>	GB10/GB20/GDC0 Turn-On Time	V <sub>GS</sub> < -3V, from Time of Battery/DC Removal, or LOPWR Indication, C <sub>LOAD</sub> = 3000pF	•		5	10	μs
t <sub>OFFP0</sub>	GB10/GB20/GDC0 Turn-Off Time	$V_{GS} > -1V$ , from Time of Battery/DC Removal, or LOPWR Indication, C <sub>LOAD</sub> = 3000pF	•		3	7	μs
V <sub>PONO</sub>	Output Gate Clamp Voltage GB10 GB20 GDCO	$I_{LOAD} = 1\mu A$ Highest (V <sub>BAT1</sub> or V <sub>SCP</sub> ) – V <sub>GB10</sub> Highest (V <sub>BAT2</sub> or V <sub>SCP</sub> ) – V <sub>GB20</sub> Highest (V <sub>DCIN</sub> or V <sub>SCP</sub> ) – V <sub>GDC0</sub>		4.75 4.75 4.75	6.25 6.25 6.25	7 7 7	V V V
V <sub>POFFO</sub>	Output Gate Off Voltage GB10 GB20 GDC0	$I_{LOAD} = -25\mu A$ Highest (V <sub>BAT1</sub> or V <sub>SCP</sub> ) - V <sub>GB10</sub> Highest (V <sub>BAT2</sub> or V <sub>SCP</sub> ) - V <sub>GB20</sub> Highest (V <sub>DCIN</sub> or V <sub>SCP</sub> ) - V <sub>GDC0</sub>			0.18 0.18 0.18	0.25 0.25 0.25	V V V
V <sub>TOP</sub>	PowerPath Switch Reverse Turn-Off Voltage	$V_{SCP} - V_{BATX}$ or $V_{SCP} - V_{DCIN}$ 6V $\leq V_{SCP} \leq 28V$ C-Grade (Note 6) I-Grade (Note 6)	•	5 2	20 20	60 60	mV mV
V <sub>FP</sub>	PowerPath Switch Forward Regulation Voltage	$\label{eq:VBATX} \begin{split} V_{BATX} &- V_{SCP} \text{ or } V_{DCIN} - V_{SCP} \\ 6V \leq V_{SCP} \leq 28V \end{split}$	•	0	25	50	mV
I <sub>OP(SRC)</sub> I <sub>OP(SNK)</sub>	GDCI/GB1I/GB2I Active Regulation: Source Current Sink Current	(Note 3)			-4 75		μA μA
t <sub>ONPI</sub>	Gate B1I/B2I/DCI Turn-On Time	V <sub>GS</sub> < -3V, C <sub>LOAD</sub> = 3000pF (Note 4)			300		μs
t <sub>OFFPI</sub>	Gate B1I/B2I/DCI Turn-Off Time	$V_{GS} > -1V, C_{LOAD} = 3000pF$ (Note 4)			10		μs
V <sub>PONI</sub>	Input Gate Clamp Voltage GB1I GB2I GDCI	$ \begin{array}{l} I_{LOAD} = 1 \mu A \\ \text{Highest (V_{BAT1} or V_{SCP}) - V_{GB11} \\ \text{Highest (V_{BAT2} or V_{SCP}) - V_{GB21} \\ \text{Highest (V_{DCIN} or V_{SCP}) - V_{GDC1} \end{array} $		4.75 4.75 4.75	6.7 6.7 6.7	7.5 7.5 7.5	V V V
V <sub>POFFI</sub>	Input Gate Off Voltage GB1I GB2I GDCI	$    I_{LOAD} = -25 \mu A \\ Highest (V_{BAT1} \text{ or } V_{SCP}) - V_{GB11} \\ Highest (V_{BAT2} \text{ or } V_{SCP}) - V_{GB21} \\ Highest (V_{DCIN} \text{ or } V_{SCP}) - V_{GDC1} $			0.18 0.18 0.18	0.25 0.25 0.25	V V V

ト

Thermistor         Thermistor Trip         CLOAD(MAX) = 300pF (Note 9) R1A = R2A = 1130Ω ±1%         95         100         105         kΩ           Thermistor Trip         CLOAD(MAX) = 300pF (Note 9) R1A = R2A = 1130Ω ±1%         •         28.5         30         32.5         kΩ           Thermistor Trip         CLOAD(MAX) = 300pF (Note 9) R1A = R2A = 1130Ω ±1%         •         28.5         30         32.5         kΩ           Thermistor Trip         CLOAD(MAX) = 300pF (Note 9) R1A = R2A = 1130Ω ±1%         •         2.85         3         3.15         kΩ           Thermistor Trip         CLOAD(MAX) = 300pF (Note 9) R1A = R2A = 1130Ω ±1%         •         2.85         3         3.15         kΩ           Cload(Note 6)         •         •         2.85         3         3.15         kΩ           UNDER-RANGE to HOT-RANGE         CLOAD(MAX) = 300PF (Note 9) R1A = R2A = 1130Ω ±1%         •         425         500         575         Ω           UNDER-RANGE to HOT-RANGE         CLOAD(MAX) = 300PF (Note 9) R1A = R2A = 1130Ω ±1%         •         425         500         575         Ω           Logic Levels          •         0.8         ∨           SCL/SCL1/SCL2/SDA/SDA1/ SDA2 Input Leakage Current         V_SDA, V_SCL, V_SDA1, V_SCL1, V_SDA2, V_SL2 = 0.8V         •         <	SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Thermisto	r			1			
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		Thermistor Trip COLD-RANGE to OVER-RANGE	$ \begin{array}{l} C_{LOAD(MAX)} = 300 \text{pF} \ (\text{Note 9}) \\ \text{R1A} = \text{R2A} = 1130 \Omega \ \pm 1\% \\ \text{R1B} = \text{R2B} = 54900 \Omega \ \pm 1\% \end{array} $	•	95	100	105	kΩ
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		Thermistor Trip IDEAL-RANGE to COLD-RANGE	$\begin{array}{l} C_{\text{LOAD}(\text{MAX})} = 300 \text{pF} \ (\text{Note 9}) \\ \text{R1A} = \text{R2A} = 1130 \Omega \ \text{\pm}1\% \\ \text{R1B} = \text{R2B} = 54900 \Omega \ \text{\pm}1\% \end{array}$	•	28.5	30	32.5	kΩ
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		Thermistor Trip HOT-RANGE to IDEAL-RANGE	$ \begin{array}{l} C_{LOAD(MAX)} = 300 \text{pF} \ (\text{Note 9}) \\ \text{R1A} = \text{R2A} = 1130 \Omega \ \pm 1\% \\ \text{R1B} = \text{R2B} = 54900 \Omega \ \pm 1\% \\ \text{C-Grade} \ (\text{Note 6}) \\ \text{I-Grade} \ (\text{Note 6}) \end{array} $	•	2.85 2.83	3 3	3.15 3.15	kΩ
Logic Levels         SCL/SCL1/SCL2/SDA/SDA1/ SDA2 Input Low Voltage (V <sub>IL</sub> )       •       0.8       v         SCL/SCL1/SCL2/SDA/SDA1/ SDA2 Input High Voltage (V <sub>IH</sub> )       •       2.1       v         SCL/SCL1/SCL2/SDA/SDA1/ SDA2 Input High Voltage (V <sub>IH</sub> )       •       2.1       v         SCL/SCL1/SCL2/SDA/SDA1/ SDA2 Input Leakage Current       V <sub>SDA</sub> , V <sub>SCL</sub> , V <sub>SDA1</sub> , V <sub>SCL1</sub> , V <sub>SDA2</sub> , V <sub>SCL2</sub> = 0.8V       •       -5       5       µA         SCL/SCL1/SCL2/SDA/SDA1/ SDA2 Input Leakage Current       V <sub>SDA</sub> , V <sub>SCL</sub> , V <sub>SDA1</sub> , V <sub>SCL1</sub> , V <sub>SDA2</sub> , V <sub>SCL2</sub> = 0.8V       •       -5       5       µA         SCL/SCL1/SCL2/SDA/SDA1/ SDA2 Input Leakage Current       V <sub>SDA</sub> , V <sub>SCL</sub> , V <sub>SDA1</sub> , V <sub>SCL2</sub> , V <sub>SDA2</sub> , V <sub>SDA2</sub> , V <sub>SCL2</sub> = 0.4V       165       220       350       µA		Thermistor Trip UNDER-RANGE to HOT-RANGE	$\begin{array}{l} {C_{\text{LOAD}(\text{MAX})} = 300 \text{pF} (\text{Note 9}) \\ \text{R1A} = \text{R2A} = 1130 \Omega \pm 1\% \\ \text{R1B} = \text{R2B} = 54900 \Omega \pm 1\% \end{array}$	•	425	500	575	Ω
$ \begin{array}{ c c c c c } \hline SCL/SCL1/SCL2/SDA/SDA1/\\ SDA2 Input Low Voltage (V_{IL}) \\ \hline SCL/SCL1/SCL2/SDA/SDA1/\\ SDA2 Input High Voltage (V_{IH}) \\ \hline \\ \hline \\ \hline \\ SCL/SCL1/SCL2/SDA/SDA1/\\ SDA2 Input Leakage Current \\ \hline \\ \hline \\ \\ \hline \\ \hline \\ \\ \hline \\ \\ \hline \hline \\ \hline \hline \\ \hline \\ \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \hline \\ \hline \\ \hline \hline \hline \\ \hline \hline \hline \hline \hline \hline \hline \hline \hline \\ \hline \hline$	Logic Lev	els			1			
$ \begin{array}{ c c c c c } \hline SCL/SCL1/SCL2/SDA/SDA1/\\ SDA2 Input High Voltage (V_{IH}) \\ \hline SCL/SCL1/SCL2/SDA/SDA1/\\ SDA2 Input Leakage Current \\ \hline V_{SDA2}, V_{SCL2} = 0.8V \\ \hline SCL/SCL1/SCL2/SDA/SDA1/\\ SDA2 Input Leakage Current \\ \hline V_{SDA2}, V_{SCL2} = 0.8V \\ \hline SCL/SCL1/SCL2/SDA/SDA1/\\ SDA2 Input Leakage Current \\ \hline V_{SDA2}, V_{SCL2} = 2.1V \\ \hline PULLUP \\ \hline SCL1/SDA1/SCL2/SDA2 Pull-Up \\ \hline V_{SCL1}, V_{SDA1}, V_{SCL2}, V_{SDA2} = 0.4V \\ \hline 165 \\ 220 \\ 350 \\ \hline \mu A \\ \hline \end{array} $		SCL/SCL1/SCL2/SDA/SDA1/ SDA2 Input Low Voltage (V <sub>IL</sub> )		•			0.8	۷
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		SCL/SCL1/SCL2/SDA/SDA1/ SDA2 Input High Voltage (V <sub>IH</sub> )		•	2.1			V
SCL/SCL1/SCL2/SDA/SDA1/ SDA2 Input Leakage Current $V_{SDA}, V_{SCL}, V_{SDA1}, V_{SCL1}, V_{SDA2}, V_{SCL2} = 2.1V$ $\bullet$ $-5$ $5$ $\mu A$ IPULLUPSCL1/SDA1/SCL2/SDA2 Pull-Up $V_{SCL1}, V_{SDA1}, V_{SCL2}, V_{SDA2} = 0.4V$ 165220350 $\mu A$		SCL/SCL1/SCL2/SDA/SDA1/ SDA2 Input Leakage Current	$V_{SDA}$ , $V_{SCL}$ , $V_{SDA1}$ , $V_{SCL1}$ , $V_{SDA2}$ , $V_{SCL2}$ = 0.8V	•	-5		5	μA
IPULLUP         SCL1/SDA1/SCL2/SDA2 Pull-Up         V <sub>SCL1</sub> , V <sub>SDA1</sub> , V <sub>SCL2</sub> , V <sub>SDA2</sub> = 0.4V         165         220         350         μA		SCL/SCL1/SCL2/SDA/SDA1/ SDA2 Input Leakage Current	$\begin{array}{c} V_{SDA}, V_{SCL}, V_{SDA1}, V_{SCL1}, V_{SDA2}, \\ V_{SCL2} = 2.1 V \end{array}$	•	-5		5	μA
Current When Not Connected toVVCC2 = 4.85V and 5.55V (Current is Through Internal Series Resistor and Schottky to VCC2)	I <sub>PULLUP</sub>	SCL1/SDA1/SCL2/SDA2 Pull-Up Current When Not Connected to SMBus Host	$V_{SCL1}$ , $V_{SDA1}$ , $V_{SCL2}$ , $V_{SDA2} = 0.4V$ $V_{VCC2} = 4.85V$ and 5.55V (Current is Through Internal Series Resistor and Schottky to $V_{CC2}$ )		165	220	350	μA
SCL1/SDA1/SCL2/SDA2 Series Impedance to Host SMBusV SDA1, V SCL1, V SDA2, V SCL2 = 0.8VΦ300Ω		SCL1/SDA1/SCL2/SDA2 Series Impedance to Host SMBus	$V_{SDA1}, V_{SCL1}, V_{SDA2}, V_{SCL2} = 0.8V$	•			300	Ω
SCL/SDA Output Low Voltage (V <sub>OL</sub> ). I <sub>PULLUP</sub> = 350µA • 0.4 V LTC1760 Driving the Pin		SCL/SDA Output Low Voltage (V <sub>OL</sub> ). LTC1760 Driving the Pin	I <sub>PULLUP</sub> = 350μA	•			0.4	V
SCL1/SDA1/SCL2/SDA2 Pullup       IPULLUP Internal to LTC1760       0.4       V         Output Low Voltage (V <sub>0L</sub> ).       LTC1760 Driving the Pin with Battery       SMBus not Connected to Host SMBus       0.4       V		SCL1/SDA1/SCL2/SDA2 Pullup Output Low Voltage (V <sub>0L</sub> ). LTC1760 Driving the Pin with Battery SMBus not Connected to Host SMBus	I <sub>PULLUP</sub> Internal to LTC1760	•			0.4	V
SCL1/SDA1/SCL2/SDA2       IPULLUP = 350µA on Host Side       0.4       V         Output Low Voltage (V <sub>0L</sub> ).       LTC1760 Driving the Pin with Battery       SMBus Connected to Host SMBus       0.4       V		SCL1/SDA1/SCL2/SDA2 Output Low Voltage (V <sub>OL</sub> ). LTC1760 Driving the Pin with Battery SMBus Connected to Host SMBus	I <sub>PULLUP</sub> = 350μA on Host Side	•			0.4	V
SCL/SCL1/SCL2/SDA/SDA1/ SDA2/ SMBALERT Power Down LeakageVVCC2 = 0V, VVDDS = 0V, VSCL1, VSCL2, VSDA, VSDA1, VSDA2, VSMBALERT = 5.5V2μA		SCL/SCL1/SCL2/SDA/SDA1/ SDA2/ SMBALERT Power Down Leakage	$\label{eq:VVCC2} \begin{array}{l} V_{VCC2} = 0V, \ V_{VDDS} = 0V, \\ V_{SCL}, \ V_{SCL1}, \ V_{SCL2}, \ V_{SDA}, \\ V_{SDA1}, \ V_{SDA2}, \ V_{\overline{SMBALERT}} = 5.5V \end{array}$	•			2	μA
SMBALERT Output Low Voltage ( $V_{OL}$ ) $I_{PULLUP} = 500 \mu A$ $\bullet$ 0.4V		SMBALERT Output Low Voltage (V <sub>OL</sub> )	I <sub>PULLUP</sub> = 500μA	•			0.4	V
SMBALERT Output Pull-Up Current $V_{\overline{SMBALERT}} = 0.4V$ 3.51017.5 $\mu A$		SMBALERT Output Pull-Up Current	V <sub>SMBALERT</sub> = 0.4V		3.5	10	17.5	μA
VIL_VDDS VIH_VDDSVDDS Input Low Voltage (VIL) VDDS Input High Voltage (VIH) VDDS Operating Voltage1.5 V 2.6 3V 2.6 V 3	V <sub>IL_VDDS</sub> V <sub>IH_VDDS</sub>	V <sub>DDS</sub> Input Low Voltage (V <sub>IL</sub> ) V <sub>DDS</sub> Input High Voltage (V <sub>IH</sub> ) V <sub>DDS</sub> Operating Voltage		•	2.6 3		1.5 5.5	V V V
$v_{DDS}$ operating current $v_{SCL}$ , $v_{SDA} = v_{VDDS}$ , $v_{VDDS} = 5v$ 16 $\mu A$ $V_{III}$ MODEMODE Input Low Voltage (VIII) $V_{VCC2} = 4.85V$ $\bullet$ $V_{VCC2} = 0.3$ $V_{VCC2} = 4.85V$	VII MODE	MODE Input I ow Voltage (V <sub>11</sub> )	$v_{SCL}$ , $v_{SDA} = v_{VDDS}$ , $v_{VDDS} = 3v$ $V_{VCC2} = 4.85V$					μΑ V

### ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the full operating

junction temperature range, otherwise specifications are at  $T_A = 25$ °C (Note 6).  $V_{DCIN} = 20V$ ,  $V_{BAT1} = 12V$ ,  $V_{BAT2} = 12V$ ,  $V_{VDDS} = 3.3V$ ,  $V_{VCC2} = 5.2V$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
VIH_MODE	MODE Input High Voltage (V <sub>IH</sub> )	V <sub>VCC2</sub> = 4.85V	•	V <sub>VCC2</sub> •0.7			V
	MODE Input Current (I <sub>IH</sub> )	$MODE = V_{VCC2} \bullet 0.7V, V_{VCC2} = 4.85V$	•	-1		1	μA
	MODE Input Current (I <sub>IL</sub> )	$MODE = V_{VCC2} \bullet 0.3V, V_{VCC2} = 4.85V$	•	-1		1	μA
Charger T	iming						
t <sub>timeout</sub>	Timeout for Wake-Up Charging and Controlled Charging		•	140	175	210	sec
t <sub>QUERY</sub>	Sampling Rate Used by the LTC1760 to Update Charging Parameters				1		sec
SMBus Tir	ming						
	SCL Serial-Clock High Period(t <sub>HIGH</sub> )	At I <sub>PULLUP</sub> = 350µA, C <sub>LOAD</sub> = 150pF (Note 8)	•	4			μs
	SCL Serial-Clock Low Period (t <sub>LOW</sub> )	At I <sub>PULLUP</sub> = 350µA, C <sub>LOAD</sub> = 150pF (Note 8)	•	4.7			μs
	SDA/SCL Rise Time (t <sub>r</sub> )	C <sub>LOAD</sub> = 150pF, RPU = 9.31k (Note 8)	•			1000	ns
	SDA/SCL Fall Time (t <sub>f</sub> )	C <sub>LOAD</sub> = 150pF, RPU = 9.31k (Note 8)	•			300	ns
	SMBus Accelerator Trip Voltage Range		•	0.8		1.42	V
	Start-Condition Setup Time (t <sub>SU:STA</sub> )		•	4.7			μs
	Start-Condition Hold Time (t <sub>HD:STA</sub> )		•	4			μs
	SDA to SCL Rising-Edge Setup Time (t <sub>SU:DAT</sub> )		•	250			ns
	SDA to SCL Falling-Edge Hold Time, Slave Clocking in Data (t <sub>HD:DAT</sub> )		•	300			ns
t <sub>timeout_</sub> smb	The LTC1760 will Release the SMBus and Terminate the Current Master or Slave Command if the Command is not Completed Before this Time		•	25		35	ms

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** Battery voltage must be adequate to drive gates of PowerPath P-channel FET switches. This does not affect charging voltage of the battery, which can be zero volts during wake-up charging.

**Note 3:** DCIN, BAT1, BAT2 are held at 12V and GDCI, GB1I, GB2I are forced to 10.5V. SCP is set at 12V to measure source current at GDCI, GB1I and GB2I. SCP is set at 11.9V to measure sink current at GDCI, GB1I and GB2I.

**Note 4:** Extrapolated from testing with  $C_L = 50 pF$ .

**Note 5:** Accuracy dependent upon external sense resistor and compensation components.

**Note 6:** The LTC1760 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTC1760C is guaranteed to meet specifications from 0°C to 70°C junction temperature. Specifications over the -40°C to 85°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC1760I is guaranteed over the -40°C to 125°C operating junction temperature range.

**Note 7:** Charger servos to the value reported by a Voltage() query. This is the internal cell voltage measured by the battery electronics and may be

lower than the terminal voltage. Refer to "Operation Section 3.7" for more information.

**Note 8:**  $C_{LOAD}$  is the combined capacitance on the host's SMBus connection and the selected battery's SMBus connection.

Note 9:  $C_{LOAD\_MAX}$  is the maximum allowed combined capacitance on THxA, THxB and the battery's SafetySignalx connections.

Note 10: Does not include current supplied by  $V_{CC}$  to  $V_{CC2}$  (  $I_{VCC2\_AC1}$  or  $I_{VCC2\_AC0})$ 

**Note 11:** Measured with thermistors not present,  $R_{VLIMIT}$  and  $R_{ILIMIT}$  removed and  $\overline{SMBALERT} = 1$ . See Applications Information section: "Calculating IC Operating Current" for example on how to calculate total IC operating current.

**Note 12:** Requested currents below 44mV/R<sub>SENSE</sub> may not servo correctly due to charger offsets. The charging current for requested currents below 4mV/R<sub>SENSE</sub> will be between 4mV/R<sub>SENSE</sub> and (Requested Current – 8mA). Refer to Applications Information: "Setting Charger Output Current Limit" for values of R<sub>SENSE</sub>.

**Note 13:** This limit is greater than the absolute maximum for the charger. Therefore, there is no effective limitation for the voltage when this option is selected.

Note 14: Does not apply to Wake-Up Mode.

### **TYPICAL PERFORMANCE CHARACTERISTICS**



### TYPICAL PERFORMANCE CHARACTERISTICS



### PIN FUNCTIONS

#### Input Power Related

**SCN (Pin 4):** PowerPath Current Sensing Negative Input. This pin should be connected directly to the "bottom" (output side) of the sense resistor,  $R_{SC}$ , in series with the three PowerPath switch pairs, for detecting short-circuit current events. Also powers the LTC1760 internal circuitry when all other sources are absent.

**SCP (Pin 5):** PowerPath Current Sensing Positive Input. This pin should be connected directly to the "top" (switch

side) of the sense resistor,  $\mathsf{R}_{\mathsf{SC}}$ , in series with the three PowerPath switch pairs, for detecting short-circuit current events.

**GDCO (Pin 6):** DCIN Output Switch Gate Drive. Together with GDCI, this pin drives the gate of the P-channel switch in series with the DCIN input switch.

**GDCI (Pin 7):** DCIN Input Switch Gate Drive. Together with GDCO, this pin drives the gate of the P-channel switch connected to the DCIN input.

### PIN FUNCTIONS

**GB10 (Pin 8):** BAT1 Output Switch Gate Drive. Together with GB1I, this pin drives the gate of the P-channel switch in series with the BAT1 input switch.

**GB11 (Pin 9):** BAT1 Input Switch Gate Drive. Together with GB10, this pin drives the gate of the P-channel switch connected to the BAT1 input.

**GB20 (Pin 10):** BAT2 Output Switch Gate Drive. Together with GB2I, this pin drives the gate of the P-channel switch in series with the BAT2 input switch.

**GB2I (Pin 11):** BAT2 Input Switch Gate Drive. Together with GB2O, this pin drives the gate of the P-channel switch connected to the BAT2 input.

**CLP (Pin 36):** The Positive Input to the Supply Current Limiting Amplifier CL1. The threshold is set at 100mV above the voltage at the DCIN pin. When used to limit supply current, a filter is needed to filter out the switching noise.

#### **Battery Charging Related**

 $V_{SET}$  (Pin 13): The Tap Point of a Programmable Resistor Divider which Provides Battery Voltage Feedback to the Charger. A capacitor from CSN to V<sub>SET</sub> and from V<sub>SET</sub> to GND provide necessary compensation and filtering for the voltage loop.

**I**<sub>TH</sub> (**Pin 14**): The Control Signal of the Inner Loop of the Current Mode PWM. Higher I<sub>TH</sub> voltage corresponds to higher charging current in normal operation. A capacitor of at least  $0.1\mu$ F to GND filters out PWM ripple. Typical full-scale output current is  $30\mu$ A. Nominal voltage range for this pin is 0V to 2.4V.

 $I_{SET}$  (Pin 15): A capacitor from  $I_{SET}$  to GND is required to filter higher frequency components from the delta-sigma  $I_{DAC}$ .

**I**<sub>LIMIT</sub> (**Pin 32**): An external resistor (R<sub>ILIMIT</sub>) is connected between this pin and GND. The value of the external resistor programs the range and resolution of the programmed charger current.

**V<sub>LIMIT</sub> (Pin 33):** An external resistor (R<sub>VLIMIT</sub>) is connected between this pin and GND. The value of the external resistor programs the range and resolution of the voltage DAC.

**CSN (Pin 34):** Current Amplifier CA1 Input. Connect this to the common output of the charger MUX switches.

**CSP (Pin 35):** Current Amplifier CA1 Input. This pin and the CSN pin measure the voltage across the charge current sense resistor,  $R_{SENSE}$ , to provide the instantaneous current signals required for both peak and average current mode operation.

**COMP1 (Pin 37):** The Compensation Node for the Amplifier CL1. A capacitor is required from this pin to GND if input current amplifier CL1 is used. At input adapter current limit, this node rises to 1V. By forcing COMP1 to GND, amplifier CL1 will be defeated (no adapter current limit). COMP1 can source  $10\mu$ A.

**BGATE (Pin 39):** Drives the gate of the bottom external MOSFET of the battery charger buck converter.

**SW (Pin 42):** PWM Switch Node. Connected to the source of the top external MOSFET. Used as reference for top gate driver.

**BOOST (Pin 43):** Supply to Topside Floating Driver. The bootstrap capacitor is returned to this pin. Voltage swing at this pin is from a diode drop below  $V_{CC}$  to (DCIN +  $V_{CC}$ ).

**TGATE (Pin 44):** Drives the gate of the top external MOSFET of the battery charger buck converter.

**SCH1 (Pin 45), SCH2 (Pin 48):** Charger MUX N-Channel Switch Source Returns. These two pins are connected to the sources of the back-to-back switch pairs Q3/Q4 and Q9/Q10 (see Typical Applications). A small pull-down current source returns these nodes to OV when the switches are turned off.

**GCH1 (Pin 46), GCH2 (Pin 47):** Charger MUX N-Channel Switch Gate Drives. These two pins drive the gates of the back-to-back switch pairs, Q3/Q4 and Q9/Q10, between the charger output and the two batteries (see Typical Applications).

#### **External Power Supply Pins**

 $V_{PLUS}$  (Pin 1): Supply. The  $V_{PLUS}$  pin is connected via four internal diodes to the DCIN, SCN, BAT1, and BAT2 pins. Bypass this pin with a 0.1µF capacitor and a 1µF capacitor (see Typical Applications for complete circuit).

**BAT1 (Pin 3), BAT2 (Pin 2):** These two pins are the inputs from the two batteries for power to the LTC1760.

### PIN FUNCTIONS

**LOPWR (Pin 12):** LOPWR Comparator Input from SCN External Resistor Divider to GND. If the voltage at LOPWR pin is lower than the LOPWR comparator threshold, then system power has failed and power is autonomously switched to a higher voltage source, if available.

**DCDIV (Pin 16):** External DC Source Comparator Input from DCIN External Resistor Divider to GND. If the voltage at DCDIV pin is above the DCDIV comparator threshold, then the AC\_PRESENT bit is set and the wall adapter power is considered to be adequate to charge the batteries. If DCDIV rises more than 1.8V above  $V_{CC}$ , then all of the power path switches are latched off until all power is removed. A capacitor from DCDIV to GND is recommended to prevent noise-induced false emergency turn-off conditions from being detected. Refer to "Section 8.3" and "Typical Application".

**DCIN (Pin 41):** Supply. External DC power source. A  $0.1\mu$ F bypass capacitor must be connected to this pin as close as possible. No series resistance is allowed, since the adapter current limit comparator input is also this pin.

#### Internal Power Supply Pins

**V<sub>DDS</sub> (Pin 20):** Power Supply for SMBus Accelerators. Also used in conjunction with MODE pin to modify the LTC1760 operating mode.

**GND (Pin 24):** Ground for Low Power Circuitry.

 $V_{CC2}$  (Pin 25): Power Supply is used Primarily to Power Internal Logic Circuitry. Must be connected to  $V_{CC}$ .

**PGND (Pin 38):** High Current Ground Return for BGATE Driver.

 $V_{CC}$  (Pin 40): Internal Regulator Output. Bypass this output with at least a  $2\mu$ F to  $4.7\mu$ F capacitor. Do not use this regulator output to supply external circuitry except as shown in the application circuit.

#### SBS Interface Pins

**SCL2 (Pin 17):** SMBus Clock Signal to Smart Battery 2. Do not connect to an external pull-up. The LTC1760 connects this pin to an internal pull-up (I<sub>PULLUP</sub>) when required.

**SCL (Pin 18):** SMBus Clock Signal to SMBus Host. Also used to determine flashing rate for stand-alone charge indi-

cators. Requires an external pullup to  $V_{\text{DDS}}$  (normal SMBus operating mode). Connected to internal SMBus accelerator.

**SCL1 (Pin 19):** SMBus Clock Signal to Smart Battery 1. Do not connect to an external pull-up. The LTC1760 connects this pin to an internal pull-up (I<sub>PULLUP</sub>) when required.

**SDA2 (Pin 21):** SMBus Data Signal to Smart Battery 2. Do not connect to an external pull-up. The LTC1760 connects this pin to an internal pull-up (I<sub>PULLUP</sub>) when required.

**SDA (Pin 22):** SMBus Data Signal to SMBus Host. Also used to indicate charging status of Battery 2. Requires an external pullup to  $V_{DDS}$ . Connected to internal SMBus accelerator.

**SDA1 (Pin 23):** SMBus Data Signal to Smart Battery 1. Do not connect to an external pull-up. The LTC1760 connects this pin to an internal pull-up (I<sub>PULLUP</sub>) when required.

**MODE (Pin 26):** Used in conjunction with V<sub>DDS</sub> to allow SCL, SDA and SMBALERT to indicate charging status. May also be used as a hardware charge inhibit.

**TH2B (Pin 27):** Thermistor Force/Sense Connection to Smart Battery 2 SafetySignal. Connect to Battery 2 thermistor through resistor network shown in "Typical Application."

**TH2A (Pin 28):** Thermistor Force/Sense Connection to Smart Battery 2 SafetySignal. Connect to Battery 2 thermistor through resistor network shown in "Typical Application."

**SMBALERT** (Pin 29): Active Low Interrupt Pin. Signals SMBus Host that there has been a change of status in battery or AC presence. Open drain with weak current source pull-up to  $V_{CC2}$  (with Schottky to allow it to be pulled to 5V externally). Also used to indicate charging status of Battery 1.

**TH1A (Pin 30):** Thermistor Force/Sense Connection to Smart Battery 1 SafetySignal. Connect to Battery 1 thermistor through resistor network shown in "Typical Application."

**TH1B (Pin 31):** Thermistor Force/Sense Connection to Smart Battery 1 SafetySignal. Connect to Battery 1 thermistor through resistor network shown in "Typical Application."

### **BLOCK DIAGRAM**



### TABLE OF CONTENTS (For Operation Section)

2         he Milus interface Overview.         14           2.1         SMBus interface Overview.         14           2.3         Battery/SystemStateCont() (0x-02).         17           2.3.1         Battery/SystemStateCont() (0x-02).         18           2.3.8         Battery/SystemStateCont() (0x-02).         18           2.3.8         Battery/SystemStateCont() (0x-02).         20           2.3.5         Battery/SystemStateCont() (0x-03).         20           2.3.5         Voltage() (0x-03).         20           2.3.6         Voltage() (0x-03).         20           2.3.6         Voltage() (0x-03).         20           2.3.7         Current() (0x-04).         21           2.3.8         Charging/Voltage() (0x-03).         22           2.3.1         Alter/Response().         22           2.3.1         Alter/Response().         22           2.4         SMBus Dual Port Operation.         22           2.5         LIC1760 SMBus Controller Operation.         22           2.6         LIC1760 SMBus Controller Operation.         22           3.6         Current and Voltage Limits.         27           3.6         Current and Voltage Limits.         27           3.6	1		14
21       Buscington of Supported SMBus Functions       17         23.1       BatterySystemState() (0-01)       17         23.2       BatterySystemState() (0-02)       18         23.3       BatterySystemState() (0-02)       18         23.4       LTCJ (0-32)       20         23.5       BatterySystemState() (0-03)       20         23.6       Vardae() (0-04)       21         23.8       Current() (0-14)       21         23.9       ChargingQurent() (0-15)       21         23.10       AlardiyaQuidage() (0-15)       22         23.11       AlerResponse()       22         24.5       MBus SumWaring() (0×16)       22         25.1       LTC1760 SMBJLEPT Operation       28         26.1       LTC1760 SMBJLEPT Operation       26         27.4       SMBus Controller Operation       26         28.3       Wake-Up Charging Termination       27         37.4       Controller Charging Jurnination       26         38.4       Current Limits When Charging As Single Battery       28         36.2       Current Limits When Charging Termination       27         36.2       Current Limits When Charging Termination       27         37.4 <td< td=""><td>2</td><td>SMBus Interface</td><td> 14</td></td<>	2	SMBus Interface	14
2.3.1       BatterySystemState(Ont) (0x04)       17         2.3.2       BatterySystemState(Ont) (0x04)       19         2.3.4       LTC() (0x36)       20         2.3.5       BatterySystemState(Ont) (0x04)       20         2.3.6       Voltage() (0x03)       20         2.3.6       Voltage() (0x04)       21         2.3.7       Current() (0x14)       21         2.3.8       ChargingVoltage() (0x15)       21         2.3.9       ChargingVoltage() (0x15)       21         2.3.1       AlerResponse()       22         2.4       SMbas Dual Port Operation       22         2.5       LTC1760 SMBAs Controller Operation       22         2.6       LTC1760 SMBAs Controller Operation       26         3.7       Controlled Charging Termination       26         3.8       Charging Initiation       27         3.6       Controlled Charging Termination       27         3.6       Current Limits When Charging Notage Entery       28         3.6.1       Current Limits When Charging Notage Entery       28         3.6       Current Limits When Charging Notage Entery       28         3.6.2       Current Limits When Charging Notage Entery       28         <		SMBUS INTERTACE OVERVIEW	14
2.3.1       BatterySystemitolicity (0x01)       16         2.3.3       BatterySystemitol() (0x04)       19         2.3.4       LTC() (0x30)       20         2.3.5       BatteryMode() (0x03)       20         2.3.6       Voltage() (0x09)       20         2.3.7       Current() (0x14)       21         2.3.8       ChargingCurrent() (0x14)       21         2.3.9       ChargingVoltage() (0x15)       21         2.3.10       AlarmWarning() (0x16)       21         2.3.10       AlarmMarning() (0x16)       22         2.5       LTC1760 SMBL2ERT Operation       22         2.6       LTC1760 SMBL2ERT Operation       22         2.6       LTC1760 SMBL2ERT Operation       26         2.7       Stortion Overview       26         3.6       Current Units When Charging A Single Battery       26         3.8       Charging Algorithm Overview       26         3.6.1       Current Units When Charging Single Battery       27         3.6       Current Units When Charging No Batteries (TURBO Mode Disabled)       29         3.6.2       Current Units When Charging No Batteries (TURBO Mode Disabled)       29         3.6.2       Current Units When Charging No Batteries (TURBO Mode Disabl		Description of Supported SMBUS Functions	/ 17
2.3.2       battery Systemitol (0x-04)       6         2.3.3       battery Systemitol (0x-04)       6         2.3.4       LTC() (0x-30)       20         2.3.5       battery Mode() (0x-03)       20         2.3.6       voltage() (0x-04)       21         2.3.7       current() (0x-04)       21         2.3.8       Charging/Voltage() (0x-15)       21         2.3.9       Charging/Voltage() (0x-15)       22         2.3.10       AlarmWarning() (0x-16)       22         2.4       SMBus Dual Port Operation       22         2.4       SMBus Dual Port Operation       22         2.5       LTC1760 SMBUs Controller Operation       22         2.6       LTC1760 SMBUs Controller Operation       26         3.6       Charging Algorithm Overview       26         3.6       Charging Initiation       27         3.6       Controller Charging Termination       27         3.6       Current Limits When Charging A Single Battery       28         3.6.1       Current Limits When Charging Nov Batteries (TURBO Mode Enabled)       28         3.7       Controlled Charging Torging Termination       27         3.6       Current Limits When Charging Nov Batteries (TURBO Mode Enabled)		2.3.1 BallerySystemStateCont() (0×01)	/ ا
2.3.4       Edit(P) (0x00)       20         2.3.5       EatteryMode() (0x00)       20         2.3.6       Voltage() (0x00)       20         2.3.7       Current() (0x04)       21         2.3.8       Voltage() (0x16)       21         2.3.9       Charging/Voltage() (0x16)       21         2.3.1       AlermWarning() (0x16)       21         2.3.1       AlermWarning() (0x16)       22         2.3.1       Alermetry of the sponse ()       22         2.3.1       Alermetry of the sponse ()       22         2.4       SMBus Dual Port Operation       22         2.5       LIC1760 SMBLs Controller Operation       22         2.6       LIC1760 SMBLS Controller Operation       26         3.6       Charging Algorithm Overview       26         3.7       Vake-Up Charging Termination       27         3.6       Controlled Charging View Battery (SURB)       27         3.6       Controlled Charging View Battery (VIRBO Mode Disabled)       28         3.6.1       Current Limits When Charging Vios Batters (CINRBO Mode Enabled)       29         3.7       Controlled Charging View Battery (VIRBO Mode Enabled)       29         3.6.2       Current Limits When Charging Vios Battery Cali		2.3.2 BatterySystemStateCont() (U×U2)	01
2.3.4       LU(0)035)       20         2.3.6       Voltage() (0x03)       20         2.3.7       Current() (0x0A)       21         2.3.8       Charging/Outge() (0x16)       21         2.3.9       Charging/Outge() (0x16)       21         2.3.1       AlertResponse()       22         2.4       SMBus Dual Port Operation       22         2.5       LIC1760 SMBus Controller Operation       22         3.6       LiC1760 SMBus Controller Operation       23         3.6       Charging Algorithm Overview       26         3.6       LIC1760 SMBus Controller Operation       26         3.7       Controlled Charging Initiation       26         3.8       Current Limits When Charging Battery       26         3.6.1       Current Limits When Charging Battery       28         3.6.2       Current Limits When Charging Woe Batteries (TURBO Mode Disabled)       29         3.6.3       Current Limits When Charging Woe Batteries (TURBO Mode Disabled)       29         3.6.3       Current Limits When Charging Woe Batteries (TURBO Mode Disabled)       29         3.6.4       Current Limits When Charging Woe Batteries (TURBO Mode Disabled)       29         3.7       Controlled Charging Current Programming       29		2.3.3 Ballery System (10() (U×U4)	19
2.3.5       ballet/Wooley (Uxx3)       20         2.3.7       Current() (0x4)       21         2.3.8       Charging/Uritage() (0x15)       21         2.3.9       Charging/Uritage() (0x16)       21         2.3.11       AlerResponse()       22         2.3.11       AlerResponse()       22         2.3.11       AlerResponse()       22         2.4       SMBus Dual Port Operation       22         2.5       LTC1760 SMBJALERT Operation       22         2.6       Charging Algorithm Overview       26         3.1       Wake-Up Charging Initiation       26         3.1       Wake-Up Charging Current and Voltage Limits       27         3.4       Controlled Charging Permination       27         3.5       Current Limits When Charging Ne Shingle Battery       28         3.6.2       Current Limits When Charging Ivo Batteries (TURBO Mode Enabled)       28         3.6.3       Current Limits When Charging Ivo Batteries (TURBO Mode Enabled)       28         3.6.4       Current Limits When Charging Ivo Batteries (TURBO Mode Enabled)       28         3.6.3       Current Limits When Charging Ivo Batteries (TURBO Mode Enabled)       28         3.6.4       Current Limits When Charging Ivo Batteries (TURBO Mode Enabled) <td></td> <td>2.3.4 LIU() (UX3U)</td> <td> 20</td>		2.3.4 LIU() (UX3U)	20
2.3.0       Volume (1) (VXOA)       21         2.3.8       Charging/Outge(1) (0x14)       21         2.3.9       Charging/Outge(1) (0x15)       21         2.3.10       AlarnWarning(1) (0x16)       21         2.3.11       AlarnWarning(1) (0x16)       22         2.3.12       AlarthResponse(1)       22         2.3.13       AlarnWarning(1) (0x16)       22         2.4       SMBus Dual Port Operation       23         2.5       LTC1760 SMBus Controller Operation       23         2.6       LTC1760 SMBus Controller Operation       26         3.7       Controlled Charging Termination       26         3.6       Clurrent Limits Wine Charging Initiation       27         3.4       Controlled Charging Termination       27         3.6       Current Limits When Charging Nos Batteries (TURBO Mode Disabled)       28         3.6.1       Current Limits When Charging Nos Batteries (TURBO Mode Disabled)       29         3.7       Controlled Charging Voltage Programming.       29         3.6.3       Current Limits When Charging Nos Batteries (TURBO Mode Disabled)       29         3.7       Outrolled Charging Voltage Programming.       29         3.7       Controlled Charging Voltage Programming.       29		2.3.5 BalleryMoue() (0×03)	20 20
2.3.6       Charging/Uneren(t) (0x14)		2.3.0 VUIIdye() (U×U9)	20 01
2.3.9       ChargingVoltage() (0x15)		2.3.7 Guilelin() (UXUA)	Z I
2.3.10       AlarmWarning() (0x16)		2.3.0 Ulalyiiyulitein() (0×14)	Z I
2.3.10       AlaritResponse()       22         2.3.11       HerrResponse()       22         2.4       SMBus Dual Port Operation       23         2.5       LTC1760 SMBus Controller Operation       23         2.6       LTC1760 SMBus Controller Operation       26         3.7       Vake-Up Charging Initiation       26         3.7       Vake-Up Charging Termination       26         3.8       Vake-Up Charging Termination       27         3.4       Controlled Charging Termination       27         3.6       Current Umits When Charging Termination       27         3.6.1       Current Limits When Charging Termination       27         3.6.1       Current Limits When Charging Tovo Batteries (TURBO Mode Disabled)       28         3.6.3       Current Limits When Charging Two Batteries (TURBO Mode Disabled)       28         3.6.3       Current Limits When Charging Two Batteries (TURBO Mode Enabled)       29         3.7       Controlled Charging Voltage Programming       29         3.6.2       System Power       29         3.6.3       Current Limits When Charging To Battery Calibration       29         4.1       Power-By Algorithm When No Battery is Being Calibrated       29         4.2       Power-By Algorithm		2.3.9 Glidiyiliyvulldye() (0×13)	Z I
2.4 SMBus Dual Port Operation       22         2.5 LTC1760 SMBus Controller Operation       23         2.6 LTC1760 SMBus Controller Operation       26         3.6 LTC1760 SMBLET Operation       26         3.7 Wake-Up Charging Initiation       26         3.8 Wake-Up Charging Termination       26         3.8 Wake-Up Charging Termination       26         3.8 Vake-Up Charging Termination       27         3.4 Controlled Charging Termination       27         3.5 Controlled Charging Termination       27         3.6.1 Current Limits When Charging A Single Battery.       28         3.6.2 Current Limits When Charging Two Batteries (TURBO Mode Disabled)       28         3.6.3 Current Limits When Charging Two Batteries (TURBO Mode Enabled)       29         3.7 Controlled Charging Voltage Programming.       29         4.1 Turning Off System Power       29         4.2 Power-By Algorithm When No Battery is Being Calibrated       29         4.3 Power-By Algorithm When No Battery is Being Calibrated       30         5.3 Terminating Calibrated not Selected Battery.       31         5.3 Terminating Calibrated not Selected Battery.       31         6.4 Charging When SCL And SDA Are Low.       32         6.5 Charging When SCL And SDA Are Low.       32         6.4 Charging When SCL		2.3.10 Aldrifiwdifilliy() (0x.10)	2 I 00
2-4       Stribus Outroller Oberation       23         2-5       LTC1760 SMBus Controller Operation       26         2-6       LTC1760 SMBus Controller Operation       26         3-1       Wake-Up Charging Initiation       26         3-2       Wake-Up Charging Current and Voltage Limits       27         3-4       Controlled Charging Initiation       27         3-5       Controlled Charging Initiation       27         3-6       Controlled Charging Initiation       27         3-7       Soften Charging Current and Voltage Limits       28         3-6.1       Current Limits When Charging Two Batteries (TURBO Mode Disabled)       28         3-7       Controlled Charging Voltage Programming       29         3-7       Controlled Charging Voltage Programming       29         4       System Power       29         4       System Power       29         4       Power-By Algorithm When No Battery is Being Calibrated       30         5       Intring Calibration of Selected Battery       30         5		2.3.11 Alerinespulise()	22 20
2.5       ETC1705 SIMBALERT Operation       26         2.6       ETC1705 SIMBALERT Operation       26         3.1       Wake-Up Charging Initiation       26         3.2       Wake-Up Charging Initiation       26         3.3       Wake-Up Charging Itermination       26         3.4       Wake-Up Charging Itermination       27         3.5       Controlled Charging Itermination       27         3.6       Current Limits When Charging A Single Battery       28         3.6.2       Current Limits When Charging Two Batteries (TURBO Mode Disabled)       28         3.6.3       Current Limits When Charging Two Batteries (TURBO Mode Enabled)       29         3.7       Controlled Charging Voltage Programming       29         4.5       System Power Management Algorithm and Battery Calibrated       29         4.1       Yower-By Algorithm When No Battery is Being Calibrated       29         4.2       Power-By Algorithm When No Battery is Being Calibrated       29         4.3       Power-By Algorithm When No Battery is Being Calibrated       30         5.1       Stelecting Battery to be Calibrated       30         5.2       Initiating Calibration of Selected Battery       31         5.3       Terminating Calibration of Selected Battery       31 <td></td> <td>JINDUS DUAI FUIL OPETALIUT</td> <td> 22 20</td>		JINDUS DUAI FUIL OPETALIUT	22 20
2 Charging Algorithm Overview       26         3.1 Wake-Up Charging Initiation       26         3.2 Wake-Up Charging Initiation       26         3.3 Wake-Up Charging Termination       27         3.4 Controlled Charging Initiation       27         3.5 Controlled Charging Termination       27         3.6 Controlled Charging Initiation       27         3.6.1 Current Limits When Charging Xongle Battery.       28         3.6.2 Current Limits When Charging Two Batteries (TURBO Mode Disabled)       28         3.6.3 Current Limits When Charging Two Batteries (TURBO Mode Enabled)       29         3.7 Controlled Charging Voltage Programming.       29         4.1 Turning Off System Power.       29         4.2 Power-By Algorithm When No Battery is Being Calibrated.       29         4.3 Power-By Reporting.       29         4.4 Power-By Reporting.       30         5 Battery Calibration of Selected Battery.       30         5.3 Terminating Calibrated       30         5.3 Targing Battery to be Calibrated       30         5.3 Targing With an SMBus Host.       31         6 A Charging With a SMBus Host.       31         7 Detarging With an SMBus Host.       32         7 Datage Muker Voltage Inhibit       33         7 Dual Charging Mithans Musel		LTC1760 SWDUS CONTINUE OPERATION	בב סכ
31       Wake-Up Charging Termination       26         32       Wake-Up Charging Termination       26         33       Wake-Up Charging Initiation       27         34       Controlled Charging Initiation       27         35       Controlled Charging Termination       27         36       Controlled Charging Termination       27         36       Controlled Charging Termination       27         36.1       Current Limits When Charging A Single Battery       28         36.2       Current Limits When Charging Two Batteries (TURBO Mode Disabled)       28         3.6.3       Current Limits When Charging Two Batteries (TURBO Mode Disabled)       29         3.7       Controlled Charging Voltage Programming       29         3.7       Controlled Charging Voltage Programming       29         4.1       Turning Off System Power       29         4.2       Power-By Algorithm When No Battery is Being Calibrated       29         4.2       Power-By Algorithm When No Battery is Being Calibrated       29         4.3       Power-By Algorithm When No Battery is Being Calibrated       30         5       Battery Calibration (Conditioning)       30         5.1       Stelecting a Battery to be Calibrated       30         5.3	2	araina Alaorithm Overview	20 סכ
3.1       Wake-Up Charging Termination       26         3.2       Wake-Up Charging Termination       27         3.4       Controlled Charging Initiation       27         3.5       Controlled Charging Termination       27         3.6       Current Limits When Charging Isolgle Battery       28         3.6.1       Current Limits When Charging Two Batteries (TURBO Mode Disabled)       28         3.6.3       Current Limits When Charging Two Batteries (TURBO Mode Enabled)       29         3.7       Controlled Charging Voltage Programming       29         4       System Power Management Algorithm and Battery Calibration       29         4.1       Turning Off System Power       29         4.2       Power-By Algorithm When No Battery is Being Calibrated       29         4.3       Power-By Algorithm When No Battery is Being Calibrated       29         4.4       Power-By Algorithm When No Battery is Being Calibrated       30         5.1       Selecting a Battery to be Calibrated       30         5.1       Selecting a Battery to be Calibrated       30         5.3       Terminating Calibration of Selected Battery       31         5.4       Termisting Calibration of Selected Battery       31         6.4       Charging When SCL And SDA Are Low	5	Make-In Charging Initiation	20 26
3.3. Wake-Up Charging Current and Voltage Limits       27         3.4. Controlled Charging Initiation       27         3.5. Controlled Charging Termination       27         3.6.1. Current Limits When Charging A Single Battery.       28         3.6.1. Current Limits When Charging Two Batteries (TURB0 Mode Disabled)       28         3.6.2. Current Limits When Charging Two Batteries (TURB0 Mode Disabled)       29         3.7. Controlled Charging Ottage Programming.       29         4. System Power Management Algorithm and Battery Calibration       29         4. System Power Management Algorithm Men Battery Calibrated       29         4. Power-By Algorithm When a Battery is Being Calibrated       29         4. Power-By Algorithm When a Battery is Being Calibrated       30         5.1. Selecting a Battery to be Calibrated       30         5.2. Initiating Calibration of Selected Battery.       31         5.3. Terminating Calibration of Selected Battery.       31         6.1. Standalone Charge Indication       32         6.2. Hardware Charge Indication       32         6.3. Charging When SCL And SDA Are Low.       32         7.4. Charge MUX Switches       32         7.5. Controlled Charging Controller       33         8.1. Autonomous PowerPath Switching.       33         8.2. Power-Dy Turn-Off.		Wake-Up Charging Initiation	20 26
3.4       Controlled Charging Initiation       27         3.5       Controlled Charging Termination       27         3.6       Controlled Charging Termination       27         3.6       Current Limits When Charging A Single Battery.       28         3.6.1       Current Limits When Charging Two Batteries (TURBO Mode Disabled)       28         3.6.2       Current Limits When Charging Two Batteries (TURBO Mode Enabled)       29         3.7       Controlled Charging Uotage Programming.       29         4       System Power Management Algorithm and Battery Calibration       29         4.1       Turning Off System Power       29         4.2       Power-By Algorithm When No Battery is Being Calibrated       29         4.3       Power-By Algorithm When a Battery is Being Calibrated       30         5.1       Selecting a Battery to be Calibrated       30         5.1       Selecting a Battery to be Calibrated       30         5.1       Selected Battery       31         6.1       Standalone Charge Indication       31         6.2       Initiating Calibration of Selected Battery       31         6.3       Charging When SDA Are Low.       32         6.4       Charging Whith an SMBus Host       32         7.1		Wake-Up Charging Terrinitation	20 27
3.5       Controlled Charging Termination       27         3.6       Controlled Charging Current Programming       28         3.6.1       Current Limits When Charging A Single Battery.       28         3.6.2       Current Limits When Charging Two Batteries (TURBO Mode Disabled)       28         3.6.3       Current Limits When Charging Two Batteries (TURBO Mode Enabled)       29         3.7       Controlled Charging Voltage Programming.       29         3.7       Controlled Charging Voltage Programming.       29         4.1       Turning Off System Power       29         4.2       Power-By Algorithm When No Battery is Being Calibrated       29         4.3       Power-By Algorithm When a Battery is Being Calibrated       29         4.4       Power-By Reporting       30         5.1       Selecting a Battery to be Calibrated       30         5.2       Initiating Calibration of Selected Battery       31         5.3       Terminating Calibration of Selected Battery       31         6.1       Selecting a Battery to be Calibrated       30         5.2       Initiating Calibration of Selected Battery       31         6.3       Charging When SCL And SDA Are Low       32         6.4       Charging When SCL And SDA Are Low       32     <		Controlled Charging Initiation	21 97
3.6       Controlled Charging Current Programming       28         3.6.1       Current Limits When Charging Xo Batteries (TURBO Mode Disabled)       28         3.6.2       Current Limits When Charging Two Batteries (TURBO Mode Disabled)       29         3.7       Controlled Charging Voltage Programming       29         3.7       Controlled Charging Wo Batteries (TURBO Mode Enabled)       29         3.7       Controlled Charging Woltage Programming       29         4.1       Turning Off System Power       29         4.1       Turning Off System Power       29         4.2       Power-By Algorithm When No Battery is Being Calibrated       29         4.3       Power-By Algorithm When a Battery is Being Calibrated       30         5.1       Selecting a Battery to be Calibrated       30         5.1       Selecting a Battery to be Calibrated       30         5.2       Initiating Calibration of Selected Battery       31         6       MODE Pin Operation       31         6.1       Standalone Charge Indication       32         6.3       Charging With an SMBus Host       32         7       Charging With an SMBus Host       32         7.1       Charging Withes       33         7.2       Dual Charging		Controlled Charging Termination	21 97
3.6.1       Current Limits When Charging Two Batteries (TURBO Mode Disabled)       28         3.6.2       Current Limits When Charging Two Batteries (TURBO Mode Enabled)       29         3.7       Controlled Charging Voltage Programming       29         4       System Power Management Algorithm and Battery Calibration       29         4.1       Turning Off System Power       29         4.2       Power-By Algorithm When No Battery is Being Calibrated       29         4.3       Power-By Algorithm When a Battery is Being Calibrated       30         5.4       Power-By Reporting       30         5.5       Battery Calibration (Conditioning)       30         5.1       Selecting a Battery to be Calibrated       30         5.2       Initiating Calibration of Selected Battery       31         5.3       Terminating Calibration of Selected Battery       31         6.4       Charging When SCL And SDA Are Low       32         6.3       Charging With an SMBus Host       32         7.4       Darge MUX Switches       33         7.5       Data Charging With and SMA re Low       32         6.4       Charging With and SMBus Host       32         7.5       Datargen MUX Switches       33         7.6       Charging Wi		Controlled Charging Current Programming	27 28
3.6.2       Current Limits When Charging Two Batteries (TURBO Mode Disabled)       28         3.6.3       Current Limits When Charging Two Batteries (TURBO Mode Enabled)       29         3.7       Controlled Charging Voltage Programming       29         4.7       Turning Off System Power       29         4.1       Turning Off System Power       29         4.2       Power-By Algorithm When No Battery is Being Calibrated       29         4.3       Power-By Algorithm When No Battery is Being Calibrated       29         4.3       Power-By Reporting       30         5       Battery Calibration (Conditioning)       30         5.1       Selecting a Battery to be Calibrated       30         5.2       Initiating Calibration of Selected Battery       31         5.3       Terminating Calibration of Selected Battery       31         6.4       Charging With an SMBus Host       32         6.3       Charging With an SMBus Host       32         7       Datery Controller       32         6.4       Charging With an SMBus Host       32         7.1       Charging With an SMBus Host       33         7.2       Dual Charging       33         7.2       Dual Charging       33         8		3 6 1 Current Limits When Charging Δ Single Rattery	20 28
3.6.3       Current Limits When Charging Two Batteries (TURBO Mode Enabled).       29         3.7       Controlled Charging Voltage Programming.       29         4       System Power Management Algorithm and Battery Calibration       29         4.1       Turning Off System Power       29         4.2       Power-By Algorithm When No Battery is Being Calibrated       29         4.3       Power-By Algorithm When a Battery is Being Calibrated       29         4.3       Power-By Algorithm When a Battery is Being Calibrated       30         4.4       Power-By Algorithm When a Battery is Being Calibrated       30         5.1       Selecting a Battery to be Calibrated       30         5.1       Selecting a Battery to be Calibrated       30         5.2       Initiating Calibration of Selected Battery       31         6.3       Terminating Calibration of Selected Battery       31         6.4       Power-By Reporting       32         6.5       Initiating Calibration of Selected Battery       31         6.4       Standalone Charge Indication       31         6.1       Standalone Charge Indication       32         6.2       Hardware Charge Indication       32         6.3       Charging When SCL And SDA Are Low       32		3.6.2 Current Limits When Charging Two Batteries (TLIBBO Mode Disabled)	28
3.7 Controlled Charging Voltage Programming.       29         4 System Power Management Algorithm and Battery Calibration.       29         4.1 Turning Off System Power       29         4.1 Turning Off System Power       29         4.2 Power-By Algorithm When No Battery is Being Calibrated       29         4.3 Power-By Algorithm When a Battery is Being Calibrated       30         4.4 Power-By Reporting       30         5 Battery Calibration (Conditioning)       30         5.1 Selecting a Battery to be Calibrated       30         5.2 Initiating Calibration of Selected Battery       31         5.3 Terminating Calibration of Selected Battery       31         6 MODE Pin Operation       31         6.1 Standalone Charge Indication       31         6.2 Hardware Charge Inhibit       32         6.3 Charging When SCL And SDA Are Low.       32         6.4 Charging With an SMBus Host       32         7.1 Charge MUX Switches       33         7.2 Dual Charging       33         8 PowerPath Controller       33         8.1 Autonomous PowerPath Switching.       34         8.2 Short-Circuit Protection       34         8.3 Emergency Turn-Off       34         8.4 Power-Up Strategy.       34         8.5 Dort-Circ		3.6.3 Current Limits When Charging Two Batteries (TURBO Mode Enabled)	29
4       System Power Management Algorithm and Battery Calibration       29         4.1       Turning Off System Power       29         4.2       Power-By Algorithm When No Battery is Being Calibrated       29         4.3       Power-By Algorithm When a Battery is Being Calibrated       29         4.4       Power-By Algorithm When a Battery is Being Calibrated       30         5.4       Power-By Reporting       30         5.5       Stettery Calibration (Conditioning)       30         5.1       Selecting a Battery to be Calibrated       30         5.3       Terminating Calibration of Selected Battery       31         5.3       Terminating Calibration of Selected Battery       31         6.1       Standalone Charge Indication       31         6.1       Standalone Charge Indication       31         6.1       Standalone Charge Indication       32         6.3       Charging When SCL And SDA Are Low       32         6.4       Charging When SMUX Switches       32         7.1       Charge MUX Switches       33         7.2       Dual Charging       33         8       PowerPath Controller       33         8.1       Autonomous PowerPath Switching       34         8.2		Controlled Charging Voltage Programming	29
4.1 Turning Off System Power       29         4.2 Power-By Algorithm When No Battery is Being Calibrated       29         4.3 Power-By Algorithm When a Battery is Being Calibrated       30         4 Power-By Reporting       30         5 Battery Calibration (Conditioning)       30         5.1 Selecting a Battery to be Calibrated       30         5.2 Initiating Calibration of Selected Battery       31         5.3 Terminating Calibration of Selected Battery       31         6 MODE Pin Operation       31         6.1 Standalone Charge Indication       31         6.2 Hardware Charge Indication       31         6.3 Charging When SCL And SDA Are Low       32         6.4 Charging With an SMBus Host       32         7 1 Charge MUX Switches       33         7.2 Dual Charging       33         8 PowerPath Controller       33         7.2 Dual Charging       33         8.1 Autonomous PowerPath Switching       34         8.2 Short-Circuit Protection       34         8.3 Emergency Turn-Off       34         8.4 Power-Up Strategy       34         9 The Voltage DAC Block       35         10 The Current DAC Block       35	4	stem Power Management Algorithm and Battery Calibration	29
4.2       Power-By Algorithm When No Battery is Being Calibrated       29         4.3       Power-By Algorithm When a Battery is Being Calibrated       30         4.4       Power-By Reporting       30         5       Battery Calibration (Conditioning)       30         5       Initiating Calibration of Selected Battery       30         5.1       Selecting a Battery to be Calibrated       30         5.2       Initiating Calibration of Selected Battery       31         5.3       Terminating Calibration of Selected Battery       31         6       MODE Pin Operation       31         6.1       Standalone Charge Indication       31         6.2       Hardware Charge Indication       32         6.3       Charging When SCL And SDA Are Low       32         6.4       Charging With an SMBus Host       32         7       Daul Charging       33         8       PowerPath Controller       33         7.2       Dual Charging       33         8.1       Autonomous PowerPath Switching       34         8.2       Short-Circuit Protection       34         8.3       Emergency Turn-Off       34         8.4       Power-Up Strategy       34	•	Turning Off System Power	
4.3       Power-By Algorithm When a Battery is Being Calibrated.       30         4.4       Power-By Reporting.       30         5       Battery Calibration (Conditioning).       30         5.1       Selecting a Battery to be Calibrated       30         5.2       Initiating Calibration of Selected Battery       31         5.3       Terminating Calibration of Selected Battery       31         6.1       Standalone Charge Indication       31         6.1       Standalone Charge Indication       31         6.2       Hardware Charge Indication       32         6.3       Charging When SCL And SDA Are Low.       32         6.4       Charging With an SMBus Host       32         7       Battery Charger Controller       32         7.1       Charge MUX Switches       33         7.2       Dual Charging       33         8       PowerPath Controller       33         8.1       Autonomous PowerPath Switching       34         8.2       Short-Circuit Protection       34         8.3       Emergency Turn-Off       34         8.4       Power-Up Strategy       34         9       The Voltage DAC Block       35         10       The C		Power-By Algorithm When No Battery is Being Calibrated	
4.4       Power-By Reporting       30         5       Battery Calibration (Conditioning)       30         5.1       Selecting a Battery to be Calibrated       30         5.2       Initiating Calibration of Selected Battery       31         5.3       Terminating Calibration of Selected Battery       31         6       MODE Pin Operation       31         6.1       Standalone Charge Indication       31         6.2       Hardware Charge Indication       31         6.3       Charging When SCL And SDA Are Low       32         6.4       Charging With an SMBus Host       32         7       Battery Charger Controller       32         7.1       Charge MUX Switches       33         7.2       Dual Charging       33         8       PowerPath Controller       33         8.1       Autonomous PowerPath Switching       34         8.2       Short-Circuit Protection       34         8.3       Emergency Turn-Off       34         8.4       Power-Up Strategy       34         9       The Voltage DAC Block       35         10       The Current DAC Block       35		Power-By Algorithm When a Battery is Being Calibrated	
5       Battery Calibration (Conditioning)       30         5.1       Selecting a Battery to be Calibrated       30         5.2       Initiating Calibration of Selected Battery       31         5.3       Terminating Calibration of Selected Battery       31         6       MODE Pin Operation       31         6.1       Standalone Charge Indication       31         6.1       Standalone Charge Indication       31         6.2       Hardware Charge Indication       32         6.3       Charging When SCL And SDA Are Low       32         6.4       Charging With an SMBus Host       32         7       Battery Charger Controller       32         7.1       Charge MUX Switches       33         7.2       Dual Charging       33         8       PowerPath Controller       33         8.1       Autonomous PowerPath Switching       34         8.2       Short-Circuit Protection       34         8.3       Emergency Turn-Off       34         8.4       Power-Up Strategy       34         9       The Voltage DAC Block       35         10       The Current DAC Block       35 <td></td> <td>Power-By Reporting</td> <td> 30</td>		Power-By Reporting	30
5.1       Selecting a Battery to be Calibrated       30         5.2       Initiating Calibration of Selected Battery       31         5.3       Terminating Calibration of Selected Battery       31         6       MODE Pin Operation       31         6.1       Standalone Charge Indication       31         6.2       Hardware Charge Indication       31         6.3       Charging When SCL And SDA Are Low.       32         6.4       Charging With an SMBus Host       32         7       Battery Charger Controller       32         7.1       Charge MUX Switches       33         7.2       Dual Charging       33         8       PowerPath Controller       33         8.1       Autonomous PowerPath Switching       34         8.2       Short-Circuit Protection       34         8.3       Emergency Turn-Off       34         8.4       Power-Up Strategy       34         9       The Voltage DAC Block       35         10       The Current DAC Block       35	5	terv Calibration (Conditioning)	30
5.2       Initiating Calibration of Selected Battery       31         5.3       Terminating Calibration of Selected Battery       31         6       MODE Pin Operation       31         6.1       Standalone Charge Indication       31         6.2       Hardware Charge Indication       31         6.3       Charging When SCL And SDA Are Low       32         6.3       Charging With an SMBus Host       32         7       Battery Charger Controller       32         7.1       Chargen QUX Switches       33         7.2       Dual Charging       33         8       PowerPath Controller       33         8.1       Autonomous PowerPath Switching       34         8.2       Short-Circuit Protection       34         8.3       Emergency Turn-Off       34         8.4       Power-Up Strategy       34         9       The Voltage DAC Block       35         10       The Current DAC Block       35	-	Selecting a Battery to be Calibrated	30
5.3 Terminating Calibration of Selected Battery       31         6 MODE Pin Operation       31         6.1 Standalone Charge Indication       31         6.2 Hardware Charge Inhibit       32         6.3 Charging When SCL And SDA Are Low       32         6.4 Charging With an SMBus Host       32         7 Battery Charger Controller       32         7.1 Charge MUX Switches       33         7.2 Dual Charging       33         8 PowerPath Controller       33         8.1 Autonomous PowerPath Switching       34         8.2 Short-Circuit Protection       34         8.3 Emergency Turn-Off       34         8.4 Power-Up Strategy       34         9 The Voltage DAC Block       35         10 The Current DAC Block       35		Initiating Calibration of Selected Battery	31
6       MODE Pin Operation       31         6.1       Standalone Charge Indication       31         6.2       Hardware Charge Inhibit       32         6.3       Charging When SCL And SDA Are Low       32         6.4       Charging With an SMBus Host       32         7       Battery Charger Controller       32         7.1       Charging       33         7.2       Dual Charging       33         8       PowerPath Controller       33         8.1       Autonomous PowerPath Switching       33         8.1       Autonomous PowerPath Switching       34         8.2       Short-Circuit Protection       34         8.3       Emergency Turn-Off       34         8.4       Power-Up Strategy       34         9       The Voltage DAC Block       35		Terminating Calibration of Selected Battery	31
6.1Standalone Charge Indication316.2Hardware Charge Inhibit326.3Charging When SCL And SDA Are Low.326.4Charging With an SMBus Host327Battery Charger Controller327.1Charge MUX Switches337.2Dual Charging338PowerPath Controller338.1Autonomous PowerPath Switching338.1Autonomous PowerPath Switching348.2Short-Circuit Protection348.3Emergency Turn-Off348.4Power-Up Strategy349The Voltage DAC Block3510The Current DAC Block35	6	DE Pin Operation	31
6.2Hardware Charge Inhibit326.3Charging When SCL And SDA Are Low.326.4Charging With an SMBus Host327Battery Charger Controller327.1Charge MUX Switches337.2Dual Charging338PowerPath Controller338.1Autonomous PowerPath Switching348.2Short-Circuit Protection348.3Emergency Turn-Off348.4Power-Up Strategy349The Voltage DAC Block3510The Current DAC Block35		Standalone Charge Indication	31
6.3Charging When SCL And SDA Are Low.326.4Charging With an SMBus Host327Battery Charger Controller327.1Charge MUX Switches337.2Dual Charging338PowerPath Controller338.1Autonomous PowerPath Switching348.2Short-Circuit Protection348.3Emergency Turn-Off348.4Power-Up Strategy349The Voltage DAC Block3510The Current DAC Block35		Hardware Charge Inhibit	32
6.4Charging With an SMBus Host327Battery Charger Controller327.1Charge MUX Switches337.2Dual Charging338PowerPath Controller338.1Autonomous PowerPath Switching348.2Short-Circuit Protection348.3Emergency Turn-Off348.4Power-Up Strategy349The Voltage DAC Block3510The Current DAC Block35		Charging When SCL And SDA Are Low	32
7       Battery Charger Controller       32         7.1       Charge MUX Switches       33         7.2       Dual Charging       33         8       PowerPath Controller       33         8.1       Autonomous PowerPath Switching       34         8.2       Short-Circuit Protection       34         8.3       Emergency Turn-Off       34         8.4       Power-Up Strategy       34         9       The Voltage DAC Block       35         10       The Current DAC Block       35		Charging With an SMBus Host	32
7.1Charge MUX Switches337.2Dual Charging338PowerPath Controller338.1Autonomous PowerPath Switching348.2Short-Circuit Protection348.3Emergency Turn-Off348.4Power-Up Strategy349The Voltage DAC Block3510The Current DAC Block35	7	tery Charger Controller	32
7.2Dual Charging338PowerPath Controller338.1Autonomous PowerPath Switching348.2Short-Circuit Protection348.3Emergency Turn-Off348.4Power-Up Strategy349The Voltage DAC Block3510The Current DAC Block35		Charge MUX Switches	33
8       PowerPath Controller       33         8.1       Autonomous PowerPath Switching       34         8.2       Short-Circuit Protection       34         8.3       Emergency Turn-Off       34         8.4       Power-Up Strategy       34         9       The Voltage DAC Block       35         10       The Current DAC Block       35		Dual Charging	33
8.1 Autonomous PowerPath Switching.348.2 Short-Circuit Protection348.3 Emergency Turn-Off348.4 Power-Up Strategy349 The Voltage DAC Block3510 The Current DAC Block35	8	werPath Controller	33
8.2Short-Circuit Protection348.3Emergency Turn-Off348.4Power-Up Strategy349The Voltage DAC Block3510The Current DAC Block35		Autonomous PowerPath Switching	34
8.3       Emergency Turn-Off       34         8.4       Power-Up Strategy       34         9       The Voltage DAC Block       35         10       The Current DAC Block       35		Short-Circuit Protection	34
8.4       Power-Up Strategy       34         9       The Voltage DAC Block       35         10       The Current DAC Block       35		Emergency Turn-Off	34
9 The Voltage DAC Block		Power-Up Strategy	34
10 The Current DAC Block	9	e Voltage DAC Block	35
	10	eurrent DAC Block	35

### **OPERATION** (Refer to Block Diagram and Typical Application Figure)

#### 1 Overview

The LTC1760 is composed of an SMBus interface with dual port capability, a sequencer for managing system power and the charging and discharging of two batteries, a battery charger controller, charge MUX controller, PowerPath controller, a 10-bit current DAC (IDAC) and 11-bit voltage DAC ( $V_{DAC}$ ). When coupled with optional system software for generating composite battery information, it forms a complete Smart Battery System Manager for charging and selecting two smart batteries. The battery charger is controlled by the sequencer which uses a Level 3 SMBus interface to read ChargingVoltage(), Voltage(), ChargingCurrent(), Current(), Alarm() and BatteryMode(). This information, together with thermistor measurements allows the sequencer to select the charging battery and safely servo on voltage and current. Charging can be accomplished only if the voltage at DCDIV indicates that sufficient voltage is available from the input power source, usually an AC adapter. The charge MUX, which selects the battery to be charged, is capable of charging both batteries simultaneously. The charge MUX switch drivers are configured to allow charger current to share between the two batteries and to prevent current from flowing in a reverse direction in the switch. The amount of current that each battery receives will depend upon the relative capacity of each battery and the battery voltage. This can result in significantly shorter charging times (up to 50% for Li-Ion batteries) than sequential charging of each battery.

The sequencer also selects which of the pairs of PFET switches will provide power to the system load. If the system voltage drops below the threshold set by the LOPWR resistor divider, then all of the output-side PFETs are turned on quickly. The input-side PFETs act as diodes in this mode and power is taken from the highest voltage source available at the DCIN, BAT1, or BAT2 inputs. The input-side PowerPath switch driver that is delivering power then closes its input switch to reduce the power dissipation in the PFET bulk diode. In effect, this system provides

diode-like behavior from the FET switches, without the attendant high power dissipation from diodes. The Host is informed of this 3-Diode mode status when it polls the PowerPath status register via the SMBus interface. High speed PowerPath switching at the LOPWR trip point is handled autonomously.

Simultaneous discharge of both batteries is supported. The switch drivers prevent reverse current flow in the switches and automatically discharge both batteries into the load, sharing current according to the relative capacity of the batteries. Simultaneous dual discharge can increase battery operating time by up to 10% by reducing losses in the switches and reducing internal battery losses associated with high discharge rates.

#### 2 The SMBus Interface

#### 2.1 SMBus Interface Overview

The SMBus interface allows the LTC1760 to communicate with two batteries and the SMBus Host. The SMBus Interface supports true dual port operation by allowing the SMBus Host to be connected to the SMBus of either battery. The LTC1760 is able to operate as an SMBus Master or Slave device. The LTC1760 SMBUS address is  $0\times14$  (8-bit format).

#### References:

Smart Battery System Manager Specification: Revision 1.1, SBS Implementers Forum.

Smart Battery Data Specification: Revision 1.1, SBS Implementers Forum.

Smart Battery Charger Specification: Revision 1.1, SBS Implementers Forum

System Management Bus Specification: Revision 1.1, SBS Implementers Forum

I<sup>2</sup>C-Bus and How to Use it: V1.0, Philips Semiconductor.

#### 2.2 Data Bit Definition of Supported SMBus Functions.

	LTC1760 SMBus		SMBus	Command	Data			I	Data	Bit (	or Ni See	bble sect	Def ion 2	initi 2.3 f	on/A or D	llow etail:	ed V s)	alue	S		
Function	Mode	Access	Address	Code	Туре	D1	5 D14	I D13	3 D12	2 D11	D10	D09	D08	D07	D06	D05	<u>Ď04</u>	D03	D02	D01	D00
BatterySystemState()	Slave	Read/ Write	7-bit: 0001_010b 8-bit: 0×14	0×01	Status/ Control	SMB_BAT4	SMB_BAT3	SMB_BAT2	SMB_BAT1	POWER_BY_BAT4	POWER_BY_BAT3	POWER_BY_BAT2	POWER_BY_BAT1	CHARGE_BAT4	CHARGE_BAT3	CHARGE_BAT2	CHARGE_BAT1	PRESENT_BAT4	PRESENT_ BAT3	PRESENT_ BAT2	PRESENT_BAT1
						0	0	0/1	0/1	0	0	0/1	0/1	0	0	0/1	0/1	0	0	0/1	0/1
BatterySystemStateCont()	Slave	Read/ Write	7-bit: 0001_010b 8-bit: 0×14	0×02	Status/ Control	RESERVED	RESERVED	RESERVED	RESERVED	CALIBRATE_BAT4	CALIBRATE_BAT3	CALIBRATE_BAT2	CALIBRATE_BAT1	RESERVED	CALIBRATE	CHARGER_POR	CHARGING_INHIBIT	CALIBRATE_REQUEST	CALIBRATE_REQUEST_SUPPORT	POWER_NOT_GOOD	AC_PRESENT
						0	0	0	0	0	0	0/1	0/1	0	0/1	0/1	0/1	0/1	1	0/1	0/1
BatterySystemInfo()	Slave	Read	7-bit: 0001_010b 8-bit:	0×04	Status	RE	SER	VED		RE	SER	VED		BA SY RE	STEI VISI	ry Vi On		BA SU	PP0	ry Rte	D
			0×14			0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1
LTC()	Slave	Read/ Write	7-bit: 0001_010b 8-bit: 0×14	0×3C	Status/ Control	POWER_OFF	RESERVED	RESERVED	RESERVED	P RESERVED	RESERVED	RESERVED	- RESERVED	TURBO	RESERVED	RESERVED	RESERVED	> LTC_VERSION3	LTC_VERSION2	LTC_VERSION1	+ LTC_VERSION0
Detter Marda ()	N.A t	Deed	7 5 3	0.00	01-1-1-	0/	U	U	U		U	U	1	0/1	U	U	U	0	U	U	
BatteryMode()	Master	Kead	7-DIT: 0001_011b 8-bit: 0×16	U×U3	Status	10 RESERVED	C RESERVED	C RESERVED	RESERVED	1/0 RESERVED	RESERVED	RESERVED	RESERVED	CONDITION_FLAG	RESERVED	C RESERVED	RESERVED	<pre>/&gt;&gt; RESERVED</pre>	C RESERVED	RESERVED	RESERVED

Function	LTC1760 Mode	Access	SMBus Address	Command Code	Data Type	D1:	5 D14	[   D13	Data B D12	Bit c (1 2 D11	or Ni See D10	bble secti D09	Def ion 2 D08	initi 2.3 f D07	on/A or Do D06	llow etail: D05	ed V s) D04	alue D03	s D02	D01	D00
Current()	Master	Read	7-bit: 0001_011b 8-bit: 0×16	0×0A	Value	E 1A15	IA14	E IA13	E 1412	E 1A11	E 1A10	IA09	LA08	IA07	IA06	LA05	IA04	E 1403	E 1402	IA01	IA00
Voltage()	Master	Read	7-bit: 0001_011b 8-bit: 0×16	0×09	Status/ Control	1/0 VA15	0/1 1/0	1/0 VA13 1/0	1/0 A12	0/1 1/0/1	1/0 VA10	0/1 60PA 0/1	0/1 8080 0/1	0/1 2040 0/1	0/1 9070 0/1	0/1 50402 1/0	0/1 A004	0/1 607 0/1	0/1 7405 7/0	0/1 1/0	0/1 0/400 0/1
ChargingCurrent()	Master	Read	7-bit: 0001_011b 8-bit: 0×16	0×14	Status	L/0	IR14	IR13 1/0	L/0 IR12	표 0/1	0/1	608I 0/1	808I 0/1	L/0	908I 0/1	1/0	1/0	E081 0/1	IR02	1001 0/1	008II 0/1
ChargingVoltage()	Master	Read	7-bit: 0001_011b 8-bit: 0×16	0×15	Status/ Control	2 VR15	2 VR14	Z VR13	2 VR12	VR11	VR10	VR09	Z VR08	VR07	Z VR06	Z VR05	Z VR04	VR03	Z VR02	Z VR01	R00
AlarmWarning()	Master	Read	7-bit: 0001_010b 8-bit: 0×16	0×16	Status	COVER_CHARGED	TERMINATE_CHARGE_ALARM	TERMINATE_CHARGE_RESERVED	COVER_TEMP_ALARM	TERMINATE_DISCHARGE_ALARM	RESERVED	RESERVED	RESERVED	E RESERVED	RESERVED	RESERVED	E FULLY_DISCHARGED	RESERVED	RESERVED	RESERVED	RESERVED
AlertResponse() see (1)	Slave	Read Byte	7-bit: 0001_100b 8-bit: 0×18	N/A	Register	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	○ ARA_ADD07	ARA_ADD06	o ARA_ADD05 ≧	L ARA_ADD04 [§	O ARA_ADD03 [€	L ARA_ADD02 _	⊂ ARA_ADD01	⊂ ARA_ADD00 ≤

(1) Read-byte format. 0×14 is returned as the interrupt address of the LTC1760.

#### 2.3 Description of Supported SMBus Functions

The functions are described as follows:

#### Function Name() (command code)

#### **Description:**

A brief description of the function.

#### **Purpose:**

The purpose of the function, and an example where appropriate.

**SMBus Protocol:** Refer to Section 2.5 and to the SMBus specification for more details.

**Input, Output or Input/Output:** A description of the data supplied to, or returned by, the function.

Whenever the LTC1760 encounters a valid command with invalid data, it ACKs the command, and ignores the invalid data. For example, if an attempt is made to select Battery 1 and 2 to simultaneously communicate with the system host, the LTC1760 will just ignore the request.

#### 2.3.1 BatterySystemState() (0×01)

#### **Description:**

This function returns the present state of the LTC1760 and allows access to individual batteries. The information is broken into four nibbles that report:

Which battery is communicating with the SMBus Host

Which batteries, if any, or AC is powering the system

Which batteries are connected to the Smart Charger

Which batteries are present.

The LTC1760 provides a mechanism to notify the system whenever there is a change in its state. Specifically, the LTC1760 provides the system with a notification whenever:

- A battery is added or removed (Polling or SMBALERT).
- AC power is connected or disconnected (Polling or SMBALERT).
- The LTC1760 autonomously changes the configura-tion of the batteries supplying power (Polling only).

• The LTC1760 autonomously changes the configuration of the batteries being charged (Polling only).

#### Purpose:

Used by the SMBus Host to determine the present state of the LTC1760 and the attached batteries. It also may be used to determine the state of the battery system after the LTC1760 notifies the SMBus Host of a change via SMBALERT.

SMBus Protocol: Read or Write Word.

**Input/Output:** word – Refer to "Section 2.2" for bit mapping.

#### SMB\_BAT[4:1] Nibble

The read/write SMB\_BAT[4:1] nibble is used by the SMBus Host to select with which individual battery to communicate or to determine with which individual battery it is communicating.

For example, an application that displays the remaining capacity of all batteries would write to this nibble to individually select each battery in turn and get its capacity.

Allowed values are:

- 0010b: SMBus Host is communicating with Battery 2.
- 0001b: SMBus Host is communicating with Battery 1. (Power On Reset Value)

To change this nibble, set only one of the lower two bits of this nibble high. All other values will simply be ignored.

#### POWER\_BY\_BAT[4:1] Nibble

The read only POWER\_BY\_BAT[4:1] nibble is used by the SMBus Host to determine which batteries are powering the system. All writes to this nibble will be ignored.

Allowed values are:

- 0011b: System powered by both Battery 2 and Battery 1 simultaneously.
- 0010b: System powered by Battery 2 only.
- 0001b: System powered by Battery 1 only.
- 0000b: System powered by AC adapter only.

#### CHARGE\_BAT[4:1] Nibble

The read only CHARGE\_BAT[4:1]nibble is used by the SMBus Host to determine which, if any, battery is being charged. All writes to this nibble will be ignored.

Allowed values are:

0011b: Both Battery 2 and Battery 1 being charged.

0010b: Only Battery 2 is being charged.

0001b: Only Battery 1 is being charged.

0000b: No battery being charged.

An indication that multiple batteries are being charged simultaneously does not indicate that the batteries are being charged at the same rate or that they will complete their charge at the same time. To actually determine when an individual battery will be fully charged, use the SMB\_BAT[4:1] nibble to individually select the battery of interest and read the TimeToFull() value.

#### PRESENT\_BAT[4:1] Nibble

The read only PRESENT\_BAT[4:1]nibble is used by the SMBus Host to determine how many and which batteries are present. All writes to this nibble will be ignored.

Allowed values are:

0011b: Both Battery 2 and Battery 1 are present.

0010b: Only Battery 2 is present.

0001b: Only Battery 1 is present.

0000b: No batteries are present.

### 2.3.2 BatterySystemStateCont() (0×02)

#### Description:

This function returns additional state information of the LTC1760 and provides a mechanism to prohibit charging. This command also removes any requirement for the SMBus Host to communicate directly with the charger to obtain AC presence information. When the LTC1760 is used, access to the charger 8-bit address, 0×012, is blocked.

#### Purpose:

Used by the SMBus Host to retrieve additional state information from the LTC1760 and the overall system

power configuration. It may also be used by the system to prohibit any battery charging.

SMBus Protocol: Read or Write Word.

Input/Output: word - Refer to "Section 2.2" for bit mapping

#### AC\_PRESENT Bit

The read only AC\_PRESENT bit is used to show the user the status of AC availability to power the system. It may be used internally by the SMBus Host in conjunction with other information to determine when it is appropriate to allow a battery conditioning cycle. Whenever there is a change in the AC status, the LTC1760 asserts SMBALERT low. In response, the system has to read this register to determine the actual presence of AC. The LTC1760 uses the DCDIV pin to measure the presence of AC.

Allowed values are:

- 1b: The LTC1760 has determined that AC is present.
- 0b: The LTC1760 has determined that AC is not present.

### POWER\_NOT\_GOOD Bit

The read only POWER\_NOT\_GOOD bit is used to show that the voltage delivered to the system load is inadequate. This is determined by the LOPWR comparator.

The POWER\_NOT\_GOOD bit will also be set if the LTC1760 has detected a short circuit condition (see "Section 8.2") or an emergency turn-off condition (see "Section 8.3"). Under either of these conditions the power paths will be shut off even if battery or DC power is available.

Allowed values are:

- 1b: The LTC1760 has determined that the voltage delivered to the system load is inadequate.
- 0b: The LTC1760 has determined that the voltage delivered to the system load is adequate.

### CALIBRATE\_REQUEST\_SUPPORT Bit

The read only CALIBRATE\_REQUEST\_SUPPORT bit is always set high to indicate that the LTC1760 has a mechanism to determine when any of the attached batteries are in need of a calibration cycle.

#### CALIBRATE\_REQUEST Bit

The read only CALIBRATE\_REQUEST bit is set whenever the LTC1760 has determined that one or both of the connected batteries need a calibration cycle.

#### Allowed values are:

- 1b: The LTC1760 has determined that one or both batteries requires calibration.
- 0b: The LTC1760 has determined that neither battery require calibration.

#### CHARGING\_INHIBIT Bit

The read/write CHARGING\_INHIBIT bit is used by the SMBus Host to inhibit charging or to determine if charging is inhibited. This bit is also set if the MODE pin is used to inhibit charging.

Allowed values are:

- 1b: The LTC1760 will not allow any battery charging to occur.
- Ob: The LTC1760 may charge batteries as needed, (Power On Reset Value).

#### CHARGER\_POR Bit

The read/write CHARGER\_POR bit is used to force a charger power on reset.

Writing a 1 to this bit will cause a charger power on reset with the following effects.

- Charging will be turned off and wake-up charging will be resumed. This is the same as if the batteries were removed and then reinserted.
- The three minute wake-up watchdog timer will be restarted.

Writing a 0 to this bit has no effect. A read of this bit always returns a 0.

#### **CALIBRATE Bit**

The read/write CALIBRATE bit is used either to show the status of battery calibration cycles in the LTC1760 or to begin or end a calibration cycle.

#### CALIBRATE\_BAT[4:1] Nibble

The read/write CALIBRATE\_BAT[4:1]nibble is used by the SMBus Host to select the battery to be calibrated or to determine which individual battery is being calibrated.

Allowed read values are:

- 0010b: Battery 2 is being calibrated. CALIBRATE must be 1.
- 0001b: Battery 1 is being calibrated. CALIBRATE must be 1.
- 0000b: No batteries are being calibrated.

Allowed write values are:

- 0010b: Select Battery 2 for calibration.
- 0001b: Select Battery 1 for calibration.
- 0000b: Allow LTC1760 to choose battery to be calibrated.

All other values will simply be ignored. This provides a mechanism to update the other BatterySystemStateCont() bits without altering this nibble.

#### 2.3.3 BatterySystemInfo() (0×04)

#### **Description:**

The SMBus Host uses this function to determine the capabilities of the LTC1760.

#### **Purpose:**

Allows the SMBus Host to determine the number of batteries the LTC1760 supports as well as the specification revision implemented by the LTC1760.

#### SMBus Protocol: Read Word

**Input/Output:** word — Refer to "Section 2.2" for bit mapping.

#### BATTERIES\_SUPPORTED Nibble

The read only BATTERIES\_SUPPORTED nibble is used by the SMBus Host to determine how many batteries the LTC1760 can support. The two-battery LTC1760 always returns 0011b for this nibble.

1760fc

#### BATTERY\_SYSTEM\_REVISION Nibble

The read only BATTERY\_SYSTEM\_REVISION nibble reports the version of the Smart Battery System Manager specification supported.

LTC1760 always returns 1000b for this nibble, indicating Version 1.0 without optional PEC support.

#### 2.3.4 LTC() (0×3C)

#### Description:

This function returns the LTC version nibble and allows the user to perform expanded Smart Battery System Manager functions.

#### **Purpose:**

Used by the SMBus Host to determine the version of the LTC1760 and to program and monitor TURBO and POWER\_OFF special functions.

SMBus Protocol: Read or Write Word.

**Input/Output:** word — Refer to "Section 2.2" for bit mapping.

#### POWER\_OFF Bit

This read/write bit allows the LTC1760 to turn off all power paths.

Allowed values:

1b: All power paths are off.

Ob: All power paths are enabled. (power on reset value).

#### TURBO Bit

This read/write bit allows the LTC1760 to enter TURBO charging mode. Refer to "section 3.6".

#### Allowed values:

- 1b: Turbo charging mode enabled.
- Ob: Turbo charging mode disabled. (Power On Reset Value).

#### LTC\_Version[3:0] Nibble

This read only nibble always returns 0001b as the LTC1760 version.

#### 2.3.5 BatteryMode() (0×03)

#### **Description:**

This function is used by the LTC1760 to read the battery's Mode register.

#### **Purpose:**

Allows the LTC1760 to determine if a battery requires a conditioning/calibration cycle.

**SMBus Protocol:** Read Word. LTC1760 reads Battery 1 or Battery 2 as an SMBus Master.

**Input/Output:** word — Refer to "Section 2.2" for bit mapping.

#### **CONDITION\_FLAG Bit**

The CONDITION\_FLAG bit is set whenever the battery requires calibration.

Allowed values:

- 1b: Battery requires calibration. (Also known as a Condition Cycle Request).
- Ob: Battery does not require calibration.

#### 2.3.6 Voltage() (0×09)

#### **Description:**

This function is used by the LTC1760 to read the actual cell-pack voltage .

#### Purpose:

Allows the LTC1760 to determine the cell pack voltage and close the charging voltage servo loop.

**SMBus Protocol:** Read Word. LTC1760 reads Battery 1 or Battery 2 as an SMBus Master.

**Output:** unsigned integer — battery terminal voltage in milli-volts. Refer to "Section 2.2" for bit mapping.

Units: mV.

Range: 0 to 65,535 mV.

#### 2.3.7 Current() (0×0A)

#### **Description:**

This function is used by the LTC1760 to read the actual current being supplied through the battery terminals.

#### Purpose:

Allows the LTC1760 to determine how much current a battery is receiving through its terminals and close the charging current servo loop.

SMBus Protocol: Read Word. LTC1760 reads Battery 1 or Battery 2 as an SMBus Master.

**Output:** signed integer (2's complement) — charge/discharge rate in mA increments - positive for charge, negative for discharge. Refer to "Section 2.2" for bit mapping.

Units: mA.

Range: 0 to 32,767 mA for charge or 0 to -32,768 mA for discharge.

#### 2.3.8 ChargingCurrent() (0×14)

#### **Description:**

This function is used by the LTC1760 to read the Smart Battery's desired charging current.

#### **Purpose:**

Allows the LTC1760 to determine the maximum charging current.

SMBus Protocol: Read Word. LTC1760 reads Battery 1 or Battery 2 as an SMBus Master.

**Output:** unsigned integer — maximum charger output current in mA. Refer to "Section 2.2" for bit mapping.

Units: mA.

**Range:** 0 to 65,534 mA.

### 2.3.9 ChargingVoltage() (0×15)

#### **Description:**

This function is used by the LTC1760 to read the Smart Battery's desired charging voltage.

#### Purpose:

Allows the LTC1760 to determine the maximum charging voltage.

SMBus Protocol: Read Word. LTC1760 reads Battery 1 or Battery 2 as an SMBus Master.

**Output:** unsigned integer — charger output voltage in mV. Refer to "Section 2.2" for bit mapping.

Units: mV.

**Range:** 0 to 65,534 mV.

#### 2.3.10 AlarmWarning() $(0 \times 16)$

#### **Description:**

This function is used by the LTC1760 to read the Smart Battery's Alarm register.

#### Purpose:

Allows the LTC1760 to determine the state of all applicable alarm flags.

SMBus Protocol: Read Word. LTC1760 reads Battery 1 or Battery 2 as an SMBus Master.

**Output:** unsigned integer – Refer to "Section 2.2" for bit mapping.

#### OVER\_CHARGED\_ALARM Bit

The read only OVER\_CHARGED\_ALARM bit is used by the LTC1760 to determine if charging may continue.

Allowed values are:

- 1b: The LTC1760 will not charge this battery.
- Ob: The LTC1760 may charge this battery if other conditions permit charging.

#### **TERMINATE CHARGE ALARM Bit**

The read only TERMINATE CHARGE ALARM bit is used by the LTC1760 to determine if charging may continue.

Allowed values are:

- 1b: The LTC1760 will not charge this battery.
- Ob: The LTC1760 may charge this battery if other conditions permit charging.

#### TERMINATE\_CHARGE\_RESERVED Bit

The read only TERMINATE\_CHARGE\_RESERVED bit is used by the LTC1760 to determine if charging may continue.

#### Allowed values are:

- 1b: The LTC1760 will not charge this battery.
- 0b: The LTC1760 may charge this battery if other conditions permit charging.

#### OVER\_TEMP\_ALARM Bit

The read only OVER\_TEMP\_ALARM bit is used by the LTC1760 to determine if charging may continue.

Allowed values are:

- 1b: The LTC1760 will not charge this battery.
- 0b: The LTC1760 may charge this battery if other conditions permit charging.

#### TERMINATE\_DISCHARGE\_ALARM Bit

The read only TERMINATE\_DISCHARGE\_ALARM bit is used by the LTC1760 to determine if discharge from the battery is still allowed. This is used for PowerPath management and battery calibration.

Allowed values are:

- 1b: The LTC1760 will terminate calibration and should try to not use this battery in the power path. When all other power paths fail the LTC1760 will ignore this alarm and still try to supply system power from this battery.
- 0b: The LTC1760 may continue discharging this battery.

#### FULLY\_DISCHARGED Bit

The read only FULLY\_DISCHARGED bit is used by the LTC1760 to determine if discharge from the battery is still allowed. This is used for PowerPath management and battery calibration.

Allowed values are:

- 1b: The LTC1760 will terminate calibration and should try to not use this battery in the power path. When all other power paths fail the LTC1760 will ignore this alarm and still try to supply system power from this battery.
- 0b: The LTC1760 may continue discharging this battery.

#### 2.3.11 AlertResponse()

#### **Description:**

The SMBus Host uses the Alert Response Address (ARA) to simultaneously address all devices on the SMBus and determine which devices are currently asserting SMBALERT.

#### **Purpose:**

This command allows the SMBus Host to identify the subset of devices that have new status data. This reduces the number of reads required to refresh all status information from the system. The SMBus Host begins an ARA by transmitting the 8-bit address,  $0 \times 18$ , to all devices. ARA-compliant devices that are asserting SMBALERT will then simultaneously return their address on the next read byte. While transmitting their address each device monitors SDA. If a lower address is present, the device transmitting the higher address will see that SDA does not match and it will stop transmitting its address. When a device sees its full address has been received it will stop asserting SMBALERT and the Host will know to read status from this device. Subsequent ARA requests will allow the Host to complete the list of devices requiring servicing.

#### Output:

The LTC1760 will transmit its 8-bit address, 0x14, in response to an ARA request. The LTC1760 will stop transmitting its address if another device with a lower address is also responding to the ARA. The LTC1760 will de-assert SMBALERT when it successfully returns its address.

The following events will cause the LTC1760 to pull-down the SMBALERT# bus through the SMBALERT pin:

- Change of AC\_PRESENT in the BatterySystemStateCont() function.
- Change of BATTERY\_PRESENT in the BatterySystemState() function.
- Internal power on reset condition.

Refer to "Section 2.2" for bit mapping.

#### 2.4 SMBus Dual Port Operation

The SMBus Interface includes the LTC1760's SMBus controller, as well as circuitry to arbitrate and connect the battery and SMBus Host interfaces. The SMBus controller generates and interprets all LTC1760 SMBus functions.



Figure 1. Switch Configurations Used by the LTC1760 for Managing Dual Port Battery Communication

The dual port operation allows the SMBus Host to be connected to the SMBus of either battery by setting the SMB\_BAT[4:1] nibble. Arbitration is handled by stretching an SMBus start sequence when a bus collision might occur. Whenever configurations are switched, the LTC1760 will generate a harmless SMBus reset on SMB1 and SMB2 as required. The four possible configurations are illustrated in Figure 1. Sample SMBus communications are shown in Figures 2 and 3.

### 2.5 LTC1760 SMBus Controller Operation

SMBus communication with the LTC1760 is handled by the SMBus Controller, a sub-block of the SMBus Interface. Data is clocked into the SMBus Controller block shift register after the rising SCL edge. Data is clocked out of the SMBus Control block shift register after the falling edge of SCL.

The LTC1760 acting as a Slave will acknowledge (ACK) each byte of serial data. The Command byte will be NACKed if

an invalid command code is transmitted to the LTC1760. The SMBus Controller must respond if addressed as a combined Smart Battery System Manager at 8-bit address  $0 \times 14$ . A valid address includes a legal Read/Write bit. The SMBus Controller will ignore invalid data although the data transmission with the invalid data will still be ACKed.

When the LTC1760, acting as a bus Master receives a NACK, it will terminate the transmission and provide a STOP condition on the bus.

Detection of a STOP condition, power on reset, or SMBus time out will reset the Controller to an initial state at any time.

The LTC1760 supports ARA, Write Word and Read Word protocols as an SMBus Slave. The LTC1760 supports Read Word protocol as an SMBus Master.

Refer to "System Management Bus Specification" for a complete description of required operation and symbols.

LTC1760



Figure 2. LTC1760 Stretches Host's Communication With Battery 1 While It Completes a Read Of Battery 2. (Configuration b)

SMBus DUAL PORT	
SCL	
SDA	
SCL1	
SDA1	
SCL2	
SDA2	

Figure 3. LTC1760 Queries Battery 1 Followed By Battery 2 For Requested Current. (Configuration b)



#### 2.6 LTC1760 SMBALERT Operation

The SMBALERT pin allows the LTC1760 to signal to the SMBus Host that there has been a change of status. This pin is asserted low whenever there is a change in battery presence, AC presence or after a power on reset event. This pin is cleared during an Alert Response or any of the following reads:

BatterySystemState(),BatterySystemStateCont(), BatterySystemInfo(), or LTC().

#### 3 Charging Algorithm Overview

#### 3.1 Wake-Up Charging Initiation

The following conditions must be met in order to allow wake-up charging:

- 1. The battery thermistor must be COLD-RANGE, IDEAL-RANGE, or UNDER-RANGE.
- 2. AC must be present.
- 3. BatterySystemStateCont(CHARGING\_INHIBIT) must be de-asserted (or low).
- Hardware controlled charging inhibit must be de-asserted (MODE not low with V<sub>DDS</sub> high). Refer to "Section 6.2".

Wake-up charging initiates when a newly inserted battery does not respond to any LTC1760 Master read commands. Only one battery will wake-up charge at a time. When two batteries are inserted and both require wake-up charging, Battery 1 will wake-up charge first. Battery 2 will only wakeup charge when Battery 1 terminates wake-up charging.

Wake-up charging takes priority over controlled charging; this prevents one battery from tying up the charger when it would be advantageous to dual charge two deeply discharged batteries.

The LTC1760 will attempt to reinitiate wake-up charging on both batteries after the SMBus Host asserts BatterySystemStateCont(CHARGER\_POR) or a power on reset event. This will reset any wake-up charging safety timers and is equivalent to removing and reinserting both batteries.

The LTC1760 will attempt to reinitiate wake-up charging on a battery if the battery is not being charged, the thermistor is reporting IDEAL-RANGE, and the battery fails to respond to an SMBus query. This is an important feature for handling deeply discharged NiMH batteries. These batteries may begin to talk while being charged and go silent once charging has stopped.

Wake-up charging is disabled if the battery thermistor is COLD-RANGE or UNDER-RANGE and the battery has been charged for longer than  $t_{TIMEOUT}$ .

#### 3.2 Wake-Up Charging Termination

The LTC1760 will terminate wake-up charging when any of the following conditions are met:

- 1. Battery removal (thermistor indicating OVER-RANGE)
- 2. AC is removed.
- 3. The SMBus Host issues a calibration request by setting BatterySystemStateCont(CALIBRATE) high.
- Any response to an LTC1760 Master read of Charging-Current(), Current(), ChargingVoltage(), or Voltage(). Note that the LTC1760 ignores all writes from the battery.
- 5. Any of the following AlarmWarning() bits asserted high:

OVER\_CHARGED\_ALARM TERMINATE\_CHARGE\_ALARM TERMINATE\_CHARGE\_RESERVED OVER\_TEMP\_ALARM

Note that the LTC1760 ignores all writes from the battery. Each battery's charge alarm is cached inside the LTC1760. This internally cached bit will be set when any of the upper four bits of the battery's AlarmWarning() response are set. The cached bit will remain set if a subsequent AlarmWarning() fails to respond. The cached alarm will be cleared by any of the following conditions.

- a) Associated battery is removed.
- b) A subsequent AlarmWarning() clears all charge alarm bits for the associated battery.
- c) A power on reset event.

- d) The SMBus Host asserts BatterySystemStateCont(CHARGER\_POR) high.
- The SMBus Host asserts BatterySystemStateCont(CHARGING\_INHIBIT) high.
- 7. Hardware controlled charging inhibit is asserted (MODE low with V<sub>DDS</sub> high). Refer to "Section 6.2".
- 8. The thermistor of the battery being charged indicates COLD-RANGE and the battery has been charged for longer than  $t_{TIMEOUT}$ .
- 9. The thermistor of the battery being charged indicates UNDER-RANGE and the battery has been charged for longer than  $t_{TIMEOUT}$ .
- 10. The thermistor of the battery being charged indicates HOT-RANGE.
- 11. Any SMBus communication line is held low for longer than  $t_{\text{QUERY.}}$
- 12. BatterySystemStateCont(POWER\_NOT\_GOOD) is high.
- 13. The emergency turn-off feature has been asserted using the DCDIV input pin.

#### 3.3 Wake-Up Charging Current and Voltage Limits

The wake-up charging current is fixed at  $I_{WAKE\_UP}$  for all values of  $I_{LIMIT}.$  Wake-up charging uses the low current mode described in "Section 10".

The wake-up charging voltage is not limited by the  $V_{\mbox{LIMIT}}$  function.

#### 3.4 Controlled Charging Initiation

All of the following conditions must be met in order to allow controlled charging of a given battery. One or both batteries may be controlled charged at a time.

- 1. The battery thermistor must be COLD-RANGE, IDEAL-RANGE, or UNDER-RANGE.
- 2. AC must be present.
- 3. BatterySystemStateCont(CHARGING\_INHIBIT) must be de-asserted (or low).

- 4. Hardware controlled charging inhibit must be de-asserted (MODE not low with V<sub>DDS</sub> high). Refer to "Section 6.2".
- 5. The battery responds to an LTC1760 Master read of Alarm() with all charge alarms deasserted.
- 6. The battery responds to an LTC1760 Master read of ChargingVoltage() with a non zero voltage request value.
- 7. The battery responds to an LTC1760 Master read of Voltage().
- 8. The battery responds to an LTC1760 Master read of ChargingCurrent() with a non zero current request value.
- 9. The battery responds to an LTC1760 Master read of Current().

The following charging related functions are polled each  $t_{QUERY}$ : Alarm(), ChargingVoltage(), Voltage(), Charging-Current(), and Current().

#### 3.5 Controlled Charging Termination

The LTC1760 will terminate controlled charging when any of the following conditions are met:

- 1. Battery removal, or thermistor indicating OVER-RANGE.
- 2. AC removal.
- 3. The SMBus Host issues a calibration request by setting BatterySystemStateCont(CALIBRATE) high.
- 4. An LTC1760 Master read of ChargingCurrent() returning a zero current request.
- 5. An LTC1760 Master read of ChargingVoltage() returning a zero voltage request.
- 6. Any of the following AlarmWarning() bits asserted high:

OVER\_CHARGED\_ALARM TERMINATE\_CHARGE\_ALARM TERMINATE\_CHARGE\_RESERVED OVER\_TEMP\_ALARM

Note that the LTC1760 ignores all writes from the battery. Each battery's charge alarm is cached inside the LTC1760. This internally cached bit will be set when any of the upper four bits of the battery's AlarmWarning() response are set.

This cached bit will remain set if a subsequent AlarmWarning() fails to respond. The cached alarm will be cleared by any of the following conditions.

- a) Associated battery is removed.
- b) A subsequent AlarmWarning() clears all charge alarm bits for the associated battery.
- c) A power on reset event.
- d) The SMBus Host asserts BatterySystemStateCont(CHARGER\_POR) high.
- 7. The SMBus Host asserts BatterySystemStateCont(CHARGING\_INHIBIT) high.
- 8. Hardware controlled charging inhibit is asserted (MODE low with  $V_{DDS}$  high).
- 9. The SMBus of the battery being charged has stopped acknowledging SMBus read commands for longer than  $t_{\text{TIMEOUT.}}$
- 10. The thermistor of the battery being charged indicates HOT-RANGE.
- 11. Any SMBus communication line is grounded for longer than  $t_{\mbox{QUERY}}.$
- 12. BatterySystemStateCont(POWER\_NOT\_GOOD) is high.
- 13. The emergency turn-off feature has been asserted using the DCDIV input pin.

Whenever changing conditions cause either battery to stop charging, charging is stopped immediately for all batteries and the voltage and current algorithms are reset to zero. Charging is not resumed until all the conditions for controlled charging are met.

#### 3.6 Controlled Charging Current Programming

The LTC1760 uses a single charger stage to simultaneously charge up to two batteries. The batteries are connected to the charger using a charge MUX. The charge MUX allows the total charger current to be shared by the two batteries while preventing charge transfer between the batteries. Refer to "Section 7.1" and "Section 7.2".

When charging a single battery, the charging algorithm attempts to adjust the current so as to match the reported current with the requested current. The LTC1760 continuously adjusts the charging current by the difference between the actual and requested currents.

When simultaneously charging two batteries, the charging algorithm attempts to adjust the current so as to match the reported current with the requested current in both batteries. The LTC1760 calculates the difference between the requested and actual current in both batteries and uses the minimum of these differences to increment or decrement the total charge current being provided by the charging stage.

The charging algorithm will not allow the reported actual current to exceed the requested current in either battery. For this reason the most efficient charging occurs for matched batteries at similar charge states.

Whenever changing conditions cause either battery to stop charging, the current algorithm is reset to zero. The programmed current is updated every  $t_{\text{QUERY}}$ .

There are additional safety restrictions that limit the total output current of the charger. These are detailed in the following three sub-sections.

# 3.6.1 Current Limits When Charging A Single Battery

The following additional limits are applied to the charging current algorithm described in 3.6 when charging a single battery:

- a) The programmed current cannot exceed the requested current +  $I_{LIMIT}/32$ .
- b) The programmed current cannot exceed I<sub>LIMIT</sub>.

# 3.6.2 Current Limits When Charging Two Batteries (TURBO Mode Disabled)

The following additional limits are applied to the charging current algorithm described in 3.6 when charging two batteries with turbo mode disabled:

- a) The programmed current cannot exceed the maximum of the two requested currents +  $I_{LIMIT/32}$ .
- b) The programmed current cannot exceed  $\ensuremath{\mathsf{I}_{\mathsf{LIMIT}}}$

# 3.6.3 Current Limits When Charging Two Batteries (TURBO Mode Enabled)

The following additional limits are applied to the charging current algorithm described in 3.6 when charging two batteries with turbo mode enabled:

- a) The programmed current cannot exceed the maximum of the two requested currents +  $I_{LIMIT}$ . This relaxed limit enables accelerated charging if  $I_{LIMIT}$  is greater than the maximum of the two requested currents. For the recommended matched battery pair the requested current should be the same.
- b) The programmed current cannot exceed  $\mathsf{I}_{\mathsf{LIMIT}}$

TURBO mode provides a mechanism for the SMBus Host to enable the charge MUX to apply additional current to both batteries. TURBO mode only has an effect when two batteries are being charged simultaneously. TURBO mode does not affect wake-up charging or any other conditions that could inhibit charging. TURBO mode is entered when LTC(TURBO) is set high.

Normally the LTC1760 will limit the current into both batteries to the maximum of the two requested currents +  $I_{LIMIT}/32$ . TURBO mode removes this restriction, allowing the charger to output as much as  $I_{LIMIT}$  into the combined battery system.

For example: In a system where LTC(TURBO)=0,  $I_{LIMIT}$ =4.0A and each battery is requesting 2A the LTC1760 will not output more than 2.125A into the combined battery system or 1.06A into each battery if their charge states match. In a system where LTC(TURBO)=1,  $I_{LIMIT}$ = 4.0A and each battery is requesting 2A the LTC1760 will now output up to  $I_{LIMIT}$  into the combined battery system or 2A into each battery if their charge states match.

Even without TURBO mode, the LTC1760 offers significantly reduced charge times for matched batteries in the top-off state. This time savings is especially significant for Lithium-Ion batteries. Simultaneously charging two batteries reduces losses in switches and improves efficiency.

#### 3.7 Controlled Charging Voltage Programming

The LTC1760 monitors the requested and actual voltages in each battery and increments the programmed voltage

by 16mV each  $t_{\mbox{QUERY}}$  unless one of the following conditions are met:

- a) The actual voltage exceeds the requested voltage in either battery.
- b) The actual voltage exceeds  $V_{\mbox{LIMIT}}.$

This is an extremely important feature of the LTC1760 since it allows the charger to servo on the internal cell voltage of the battery as determined by the Smart Battery. This voltage may be significantly lower than the battery pack terminal voltage which is used by all Level 2 chargers. The advantage for the LTC1760 is improved charge time, safety, and a more completely charged battery.

The voltage correction cannot exceed the minimum requested voltage by more than 512mV. When decrementing, the programmed voltage is reduced by 16mV each  $t_{QUERY}$ . Whenever changing conditions cause either battery to stop charging, the voltage algorithm is reset to zero.

# 4 System Power Management Algorithm and Battery Calibration

#### 4.1 Turning Off System Power

The LTC1760 allows the user to turn off system power using the LTC(POWER\_OFF) bit. When POWER\_OFF is asserted high all power management functions are bypassed and the LTC1760 will turn off DCIN, BAT2 and BAT1 power paths. This feature allows the user to power down the system. Charging is still allowed when POWER\_OFF is asserted high.

# 4.2 Power-By Algorithm When No Battery is Being Calibrated

The LTC1760 will always attempt to maintain system power. The preferred configuration is to remain in 3- Diode mode. In 3-Diode mode, power will be provided by BAT1, BAT2 and DCIN with the source at the highest voltage potential automatically providing all the power. Sources at similar voltage potentials will share power based on their capacity.

The following conditions will cause the LTC1760 to modify its preferred power-by algorithm.

1760f

- 1. A battery issues a TERMINATE\_DISCHARGE alarm and AC\_PRESENT is high. The LTC1760 will select the other battery and DCIN to power the system.
- A battery issues a TERMINATE\_DISCHARGE alarm and AC\_PRESENT is low. The LTC1760 will select the other battery to power the system.
- 3. A battery issues a TERMINATE\_DISCHARGE alarm, AC\_PRESENT is low, and the other battery is not present or has previously issued an alarm. The LTC1760 will autonomously try to restore power by entering 3-Diode mode. The 3-Diode mode will ignore TERMINATE\_ DISCHARGE and FULLY\_DISCHARGED alarms.

# 4.3 Power-By Algorithm When a Battery is Being Calibrated

During battery calibration, the battery being calibrated is the only device powering the system. This will be reflected in the reported POWER\_BY[4:1] bits. See "Section 5" for more information on battery calibration.

#### 4.4 Power-By Reporting

The following tables illustrate how BatterySystem State(POWER\_BY\_BAT[4:1]) interprets PowerPath conditions.

#### Power Reporting for Batteries Being Calibrated

AC_PRESENT	CALIBRATE_BAT2	CALIBRATE_BAT1	POWERED_BY_ BAT(4:1)
1	0	0	0000b
1	1	1	0001b
1	1	0	0010b

\*States not shown are not allowed

#### Power Reporting as a Function of Battery Presence

AC_PRESENT	PRESENT_BAT2	PRESENT_BAT1	POWERED_BY_ BAT(4:1)
1	Х	Х	0000b
0	0	0	0000b
0	0	1	0001b
0	1	0	0010b
0	1	1	0011b

Power Reporting with AC_PRESENT Low and both Batteries
Present, as a Function of Power Alarms.

AC_PRESENT	BATTERY 2 Power Alarm (Note 1)	BATTERY 1 Power Alarm (Note 1)	POWERED_BY_ BAT(4:1)
0	0	0	0011b
0	0	1	0010b
0	1	0	0001b
0	1	1	0011b
1	Х	Х	0000b

Note 1: A power alarm means that ALARM() has returned

TERMINATE\_DISCHARGE=1 or FULLY\_DISCHARGED\_ALARM=1

#### Power Reporting When BatterySystemStateCont(POWER\_NOT\_GOOD) is High and the LTC1760 has Autonomously Entered 3-Diode Mode

AC_PRESENT	PRESENT_BAT2	PRESENT_BAT1	POWERED_BY_ BAT(4:1)
0	0	0	0000b
0	0	1	0001b
0	1	0	0010b
0	1	1	0011b
1	0	0	0000b
1	0	1	0000b
1	1	0	0000b
1	1	1	0000b

#### 5 Battery Calibration (Conditioning)

Calibration allows the SMBus Host to fully discharge a battery for conditioning purposes. The SMBus Host may determine the battery to be discharged or allow the LTC1760 to choose based on the batteries' request to be conditioned.

#### 5.1 Selecting a Battery to be Calibrated

Option 1) SMBus Host chooses battery to be calibrated using BatterySystemStateCont(CALIBRATE\_BAT[4:1])

#### Allowed values:

0001b: Set CALIBRATE\_BAT1. Only has an effect if Battery 1 BatteryMode(CONDITION\_FLAG) is high . May not be updated if a calibration is in progress.

0010b: Set CALIBRATE\_BAT2. Only has an effect if Battery 2 BatteryMode(CONDITION\_FLAG) is high. May not be updated if a calibration is in progress.

0000b: Clears CALIBRATE\_BAT1 and CALIBRATE\_BAT2 and allows LTC1760 to chose. Power on reset default. May not be updated if a calibration is in progress.

Option 2) SMBus Host allows LTC1760 to choose battery to be calibrated.

BatterySystemStateCont(CALIBRATE\_BAT[4:1]) = 0000b. See previous option.

The LTC1760 determines that the battery requires calibration by reading BatteryMode(CONDITION\_FLAG). This flag is cached in the LTC1760. The LTC1760 sets BatterySystemStateCont(CALIBRATE\_REQUEST) high. TheLTC1760 will always select the battery that is requesting calibration. If both batteries are requesting calibration, the LTC1760 will select Battery 1. If neither battery is requesting calibration, then calibration cannot occur.

#### 5.2 Initiating Calibration of Selected Battery

The SMBus Host initiates a calibration by writing to BatterySystemStateCont(CALIBRATE). Follow rules of the previous section to preserve battery intended for calibration. The SMBus Host must only set the calibration bit once per calibration.

The LTC1760 will discharge the selected battery as long as the calibration is in progress (CALIBRATE high). Updates to the cached BatteryMode(CONDITION\_FLAG) will be inhibited while CALIBRATE is asserted. This means that discharge of the battery will continue even if the battery clears the CONDITION\_FLAG.

#### 5.3 Terminating Calibration of Selected Battery

Calibration will end when CALIBRATE is cleared. CALI-BRATE will be cleared when:

- AC is removed.
- The battery being calibrated is removed. When the battery being calibrated is removed, the LTC1760 will automatically calibrate the other battery if it is requesting calibration.
- BatterySystemStateCont(POWER\_NOT\_GOOD) is high.

- The battery sets Alarm Warning(TERMINATE\_ DISCHARGE) high.
- The battery sets Alarm Warning (FULLY\_DISCHARGED) high.
- A zero is written to the CALIBRATE bit.

The LTC1760 will attempt to initiate a charge cycle after the discharge cycle is completed.

#### 6 MODE Pin Operation

The MODE pin is a multifunction pin that allows the LTC1760 to: 1) display charging status in stand alone operation; 2) activate hardware charge inhibit; 3) charge when SCL and SDA are low and; 4) charge with an SMBus Host.

ummary of SDA, SCL and SMBALERT Operation as a Function	
f MODE and V <sub>DDS</sub> Levels	

CONDITION	LTC1760 OPERATING MODE
V <sub>MODE</sub> = GND V <sub>VDDS</sub> < V <sub>IL_VDDS</sub>	SCL: Clock for Status Indicators SCL: Clock for Status Indicators SDA: Battery 2 Status SMBALERT: Battery 1 Status
$V_{MODE} = GND$ $V_{VDDS} > V_{IH_VDDS}$	SCL, SDA, SMBALERT: Normal Operation LTC1760 Charging Inhibited
V <sub>MODE</sub> = V <sub>VCC2</sub> V <sub>VDDS</sub> < V <sub>IL_VDDS</sub>	SCL, SDA Ignored and May Float Low SMBALERT: Normal Operation SCL1, SDA1, SCL2 and SDA2: Normal Operation and Charging is Allowed
$V_{MODE} = V_{VCC2}$ $V_{VDDS} > V_{IH}_{VDDS}$	Normal Operation on all Pins, Charging is Allowed

#### 6.1 Standalone Charge Indication

When MODE is tied to GND and  $V_{VDDS} < V_{IL_VDDS}$ , the function of SDA, SMBALERT, and SCL are changed as described below:

SDA is an output and is used to monitor charging status of Battery 2. Allowed values are:

Low: Battery 2 is charging.

High: Battery 2 not charging (AC is not present or battery is not present).

Blinking: Battery 2 charge complete (AC is present, battery is present and not charging).

1760fc

SMBALERT is used to monitor charging status of Battery 1. Allowed values are:

Low: Battery 1 is charging.

High: Battery 1 not charging (AC is not present or battery is not present).

Blinking: Battery 1 charge complete (AC is present, battery is present and not charging).

SCL is an input and is used to determine the blinking rate of SDA and SMBALERT. Tie SCL high if blinking is not desired. This will provide two different states to indicate charging (output low) and not charging (output high).

#### 6.2 Hardware Charge Inhibit

When MODE is tied to GND and  $V_{VDDS}$ > $V_{IH_VDDS}$ , charging is inhibited and BatterySystemStateCont(CHARGING\_INHIBIT) will report a logic high.

#### 6.3 Charging When SCL And SDA Are Low

When MODE is tied to  $V_{CC2}$  and  $V_{VDDS} < V_{IL\_VDDS}$ , SDA and SCL are not used and will not interfere with LTC1760 battery communication. This feature allows the LTC1760 to autonomously charge when SCL and SDA are not available. This scenario might occur when SMBus Host has powered down and is no longer pulling up on SCL and SDA.

### 6.4 Charging With an SMBus Host

When Mode is tied to  $V_{CC2}$  and  $V_{VDDS} > V_{IH\_VDDS}$ , SDA and SCL are used to communicate with the SMBus Host.

### 7 Battery Charger Controller

The LTC1760 charger controller uses a constant off-time, current mode step-down architecture. During normal operation, the top MOSFET is turned on each cycle when the oscillator sets the SR latch and turned off when the main current comparator  $I_{CMP}$  resets the SR latch. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current trips the current comparator  $I_{REV}$ , or the beginning of the next cycle. The oscillator uses the equation:

 $t_{OFF} = (V_{DCIN} - V_{BAT})/(V_{DCIN} \bullet f_{OSC})$ 

to set the bottom MOSFET on time. The result is quasiconstant frequency operation where the converter frequency remains nearly constant over a wide range of output voltages. This activity is diagrammed in Figure 4.



The peak inductor current, at which  $I_{CMP}$  resets the SR latch, is controlled by the voltage on  $I_{TH}$ .  $I_{TH}$  is in turn controlled by several loops, depending upon the situation at hand. The average current control loop converts the voltage between CSP and BAT to a representative current. Error amp CA2 compares this current against the desired current programmed by the  $I_{DAC}$  at the  $I_{SET}$  pin and adjusts  $I_{TH}$  for the desired voltage across  $R_{SENSE}$ .

The voltage at BAT is divided down by an internal resistor divider set by the  $V_{DAC}$  and is used by error amp EA to decrease  $I_{TH}$  if the divider voltage is above the 0.8V reference.

The amplifier CL1 monitors and limits the input current, normally from the AC adapter, to a preset level (100 mV/  $R_{CL}$ ). At input current limit, CL1 will decrease the  $I_{TH}$  voltage and thus reduce battery charging current.

An over-voltage comparator, OV, guards against transient overshoots (>7.5%). In this case, the top MOSFET is turned off until the over-voltage condition is cleared. This feature is useful for batteries which "load dump" themselves by opening their protection switch to perform functions such as calibration or pulse-mode charging.

The top MOSFET driver is powered from a floating bootstrap capacitor C4. This capacitor is normally recharged from  $V_{CC}$  through an external diode when the top MOS-FET is turned off. As  $V_{IN}$  decreases towards the selected

battery voltage, the converter will attempt to turn on the top MOSFET continuously ("dropout"). A dropout timer detects this condition and forces the top MOSFET to turn off, and the bottom MOSFET on, for about 200ns at 40µs intervals to recharge the bootstrap capacitor.

#### 7.1 Charge MUX Switches

The equivalent circuit of a charge MUX switch driver is shown in Figure 5. If the charger controller is not enabled, the charge MUX drivers will drive the gate and source of the series-connected MOSFETs to a low voltage and the switch is off. When the charger controller is on, the charge MUX driver will keep the MOSFETs off until the voltage at CSN rises at least 35mV above the battery voltage. GCH1 is then driven with an error amplifier EAC until the voltage between BAT1 and CSN satisfies the error amplifier or until GCH1 is clamped by the internal Zener diode. The time required to close the switch could be quite long (many ms) due to the small currents output by the error amp and depending upon the size of the MOSFET switch.

If the voltage at CSN decreases below  $V_{BAT1} - 20mV$  a comparator CC quickly turns off the MOSFETs to prevent reverse current from flowing in the switches. In essence, this system performs as a low forward voltage diode.

Operation is identical for BAT2.



Figure 5. Charge MUX Switch Driver Equivalent Circuit

#### 7.2 Dual Charging

Note that the charge MUX switch drivers will operate together to allow both batteries to be charged simultaneously. If both charge MUX switch drivers are enabled, only the battery with the lowest voltage will be charged until its voltage rises to equal the higher voltage battery. The charge current will then share between the batteries according to the capacity of each battery.

When batteries are controlled charging, only batteries with voltages above  $V_{CHMIN}$  are allowed to charge. When a battery is wake-up charging this restriction does not apply.

#### 8 PowerPath Controller

The PowerPath switches are turned on and off by the power management algorithm. The external PFETs are usually connected as an input switch and an output switch. The output switch PFET is connected in series with the input PFET and the positive side of the short-circuit sensing resistor, R<sub>SC</sub>. The input switch is connected in series between the power source and the output PFET. The PowerPath switch driver equivalent circuit is shown in Figure 6. The output PFET is driven ON or OFF by the output side driver controlling pin GB10. The gate of the input PFET is driven by an error amplifier which monitors the voltage between the input power source (BAT1 in this case) and SCP. If the switch is turned off, the two outputs are driven to the higher of the two voltages present across the input/SCP terminals of the switch. When the switch is instructed to turn on, the output side driver immediately drives the gate of the output PFET approximately 6V below the highest of the voltages present at the input/SCP. When the output PFET turns on, the voltage at SCP will be pulled up to a diode drop below the source voltage by the bulk diode of the input PFET. If the source voltage is more than 25mV above SCP, EAP will drive the gate of the input PFET low until the input PFET turns on and reduces the voltage across the input/SCP to the EAP set point, or until the Zener clamp engages to limit the voltage applied to the input PFET. If the source voltage drops more than 20mV below SCP, then comparator CP turns on SWP to quickly prevent large reverse current in the switch. This operation mimics a diode with a low forward voltage drop.



Figure 6. PowerPath Driver Equivalent Circuit

#### 8.1 Autonomous PowerPath Switching

The LOPWR comparator monitors the voltage at the load through the resistor divider from pin SCN. If LTC (POWER OFF) is low and the LOPWR comparator trips, then all of the switches are turned on (3-Diode mode) by the Autonomous PowerPath Controller to ensure that the system is powered from the source with the highest voltage. The Autonomous PowerPath Controller waits approximately 1 second, to allow power to stabilize, and then reverts back to the PowerPath switch configuration requested by the PowerPath Management Algorithm. A power fail counter is incremented to indicate that a failure has occurred. If the power fail counter equals a value of 3, then the the Autonomous PowerPath Controller sets the switches to 3-Diode mode and BatterySystem-StateCont(POWER\_NOT\_GOOD) will be set, provided the LOPWR comparator is still detecting a low power event. This is a three-strikes-and-you're-out process which is intended to debounce the POWER NOT GOOD indicator. The power fail counter is reset when battery or AC presence change.

#### 8.2 Short-Circuit Protection

Short-circuit protection operates in both a current mode and a voltage mode. If the voltage between SCP and SCN exceeds the short-circuit comparator threshold  $V_{TSC}$  for more than 15ms, then all of the PowerPath switches are turned off and BatterySystemState-Cont (POWER\_NOT\_GOOD) is set. Similarly, if the voltage at SCN falls below 3V for more than 15ms, then all of the PowerPath switches are turned off and POWER\_NOT\_GOOD is set high. The POWER\_NOT\_GOOD bit is reset by removing all power sources and allowing the voltage at V<sub>PLUS</sub> to fall below the UVLO threshold. If the POWER\_NOT\_GOOD bit is set, charging is disabled until V<sub>PLUS</sub> exceeds the UVLO threshold and the Charger Algorithm allows charging to resume.

When a hard short-circuit occurs, it might pull all of the power sources down to near 0V potentials. The capacitors on  $V_{CC}$  and  $V_{PLUS}$  must be large enough to keep the circuit operating correctly during the 15ms short-circuit event. The charger will stop within a few microseconds, leaving a small current which must be provided by the capacitor on  $V_{PLUS}$ . The recommended minimum values (1µF on  $V_{PLUS}$  and 2µF on  $V_{CC}$ , including tolerances) should keep the LTC1760 operating above the UVLO trip voltage long enough to perform the short-circuit function when the input voltages are greater than 8V. Increasing the capacitor across  $V_{CC}$  to 4.7µF will allow operation down to the recommended 6V minimum.

#### 8.3 Emergency Turn-Off

All of the PowerPath switches can be forced off by setting the DCDIV pin to a voltage between 8V and 10V. This will have the same effect as a short-circuit event. DCDIV must be less than 5V and  $V_{PLUS}$  must decrease below the UVL0 threshold to re-enable the PowerPath switches. The LTC1760 can recover from this condition without removing power. Contact Applications Engineering for more information.

#### 8.4 Power-Up Strategy

All three PowerPath switches are turned on after  $V_{PLUS}$  exceeds the UVLO threshold for more than 250ms. This delay is to prevent oscillation from a turn-on transient near the UVLO threshold.

#### 9 The Voltage DAC Block

The voltage DAC (V<sub>DAC</sub>) is a delta-sigma modulator which controls the effective value of an internal resistor,  $R_{VSET} = 7.2k$ , used to program the maximum charger voltage. Figure 7 is a simplified diagram of the V<sub>DAC</sub> operation. The delta-sigma modulator and switch SWV convert the V<sub>DAC</sub> value to a variable resistance equal to (11/8)R<sub>VSET</sub>/(V<sub>DAC(VALUE)</sub>/2047). In regulation, V<sub>SET</sub> is serve driven to the 0.8V reference voltage, V<sub>REF</sub>.

Capacitors  $C_{B1}$  and  $C_{B2}$  are used to average the voltage present at the  $V_{SET}$  pin as well as provide a zero in the voltage loop to help stability and transient response time to voltage variations.

### 10The Current DAC Block

The current DAC is a delta-sigma modulator which controls the effective value of an internal resistor,  $R_{SET} = 18.77k$ , used to program the maximum charger current. Figure 8 is a simplified diagram of the DAC operation. The delta-sigma



Therefore programmed current is:

$$\begin{split} I_{CHG} &= V_{REF} \bullet 3k/(1.25 \text{ RSNS } R_{SET}) \bullet (I_{DAC(VALUE)}/1023) \\ &= (102.3mV/R_{SNS}) \bullet (I_{DAC(VALUE)}/1023) \end{split}$$

During wake-up current operation, the current DAC enters a low current mode. The current DAC output is pulsewidth modulated with a high frequency clock having a duty cycle value of 1/8. Therefore, the maximum output current provided by the charger is  $I_{MAX}/8$ . The delta-sigma output gates this low duty cycle signal on and off. The delta-sigma shift registers are then clocked at a slower rate, about 40ms/bit, so that the charger has time to settle to the  $I_{MAX}/8$  value.



Figure 7. Voltage DAC Operation



Figure 8. Current Dac Operation

#### Automatic Current Sharing

In a dual parallel charge configuration, the LTC1760 does not actually control the current flowing into each individual battery. The capacity, or Amp-Hour rating, of each battery determines how the charger current is shared. This automatic steering of current is what allows both batteries to reach their full capacity points at the same time. In other words, given all other things equal, charge termination will happen simultaneously.

A battery can be modeled as a huge capacitor and hence governed by the same laws.

 $I = C \bullet (dV/dt)$  where:

I = The current flowing through the capacitor

C = Capacity rating of battery (using amp-hour values instead of capacitance)

dV = Change in voltage

dt = Change in time

The equivalent model of a set or parallel batteries is a set of parallel capacitors. Since they are in parallel, the change in voltage over change in time is the same for both batteries 1 and 2.

 $dV/dt_{BAT1} = dV/dt_{BAT2}$ 

From here we can simplify.

 $I_{BAT1}/C_{BAT1} = dV/dt = I_{BAT2}/C_{BAT2}$ 

 $I_{BAT2} = I_{BAT1} C_{BAT2}/C_{BAT1}$ 

At this point you can see that the current divides as the ratio of the two batteries capacity ratings. The sum of the current into both batteries is the same as the current being supply by the charger. This is independent of the mode of the charger (CC or CV).

 $I_{CHRG} = I_{BAT1} + I_{BAT2}$ 

From here we solve for the actual current for each battery.

 $I_{BAT2} = I_{CHRG} C_{BAT2} / (C_{BAT1} + C_{BAT2})$ 

 $I_{BAT1} = I_{CHRG} C_{BAT1} / (C_{BAT1} + C_{BAT2})$ 

Please note that the actual observed current sharing will vary from manufacturer's claimed capacity ratings since

it is actual physical capacity rating at the time of charge. Capacity rating will change with age and use and hence the current sharing ratios can change over time.

#### **Adapter Limiting**

An important feature of the LTC1760 is the ability to automatically adjust charging current to a level which avoids overloading the wall adapter. This allows the product to operate at the same time that batteries are being charged without complex load management algorithms. Additionally, batteries will automatically be charged at the maximum possible rate of which the adapter is capable.

This feature is created by sensing total adapter output current and adjusting charging current downward if a preset adapter current limit is exceeded. True analog control is used, with closed loop feedback ensuring that adapter load current remains within limits. Amplifier CL1 in Figure 9 senses the voltage across  $R_{CL}$ , connected between the CLP and DCIN pins. When this voltage exceeds 100mV, the amplifier will override programmed charging current to limit adapter current to 100mV/R<sub>CL</sub>. A lowpass filter formed by 5k $\Omega$  and 0.1µF is required to eliminate switching noise. If the current limit is not used, CLP should be connected to DCIN.



Figure 9.

### **Setting Input Current Limit**

To set the input current limit, you need to know the minimum wall adapter current rating. Subtract 5% for the input current limit tolerance and use that current to determine the resistor value.

 $R_{CL} = 100 \text{mV/I}_{LIM}$   $I_{LIM} = \text{Adapter Min Current}$ - (Adapter Min Current • 5%)

1760fc

As is often the case, the wall adapter will usually have at least a +10% current limit margin and many times one can simply set the adapter current limit value to the actual adapter rating (see Figure 9 & Table 1).

Adapter Rating A	RCL Value* (Ω) 1%	RCL Power Dissipation (W)	RCL Power Rating (W)
1.5	0.06	0.135	0.25
1.8	0.05	0.162	0.25
2	0.045	0.18	0.25
2.3	0.039	0.206	0.25
2.5	0.036	0.225	0.5
2.7	0.033	0.241	0.5
3	0.030	0.21	0.5

#### Table 1. Common R<sub>CL</sub> Resistor Values

\*Values shown above are rounded to nearest standard value. Table 1 RCL values take into account LTC1760 C-grade 5% tolerance for VCL1.

#### **Extending System to More than 2 Batteries**

The LTC1760 can be extended to manage systems with more than 3 sources of power. Contact Linear Technology Applications Engineering for more information.

#### **Charge Termination Issues**

Batteries with constant-current charging and voltagebased charger termination might experience problems with reductions of charger current caused by adapter limiting. It is recommended that input limiting feature be defeated in such cases. Consult the battery manufacturer for information on how your battery terminates charging.

#### Setting Charger Output Current Limit

Table 9 Decommonded Decister Values

The LTC1760 current DAC and the PWM analog circuitry must coordinate the setting of the charger current. Failure to do so will result in incorrect charge currents.

I <sub>MAX</sub> (A)	R <sub>SENSE</sub> (Ω) 1%	R <sub>SENSE</sub> (W)	R <sub>ILIMIT</sub> (Ω) 1%
1	0.100	0.25	0
2	0.05	0.25	10k
3	0.025	0.5	33k
4	0.025	0.5	Open or short to $V_{CC2}$

#### Warning

DO NOT CHANGE THE VALUE OF R<sub>ILIMIT</sub> DURING OPERA-TION. The value must remain fixed and track the R<sub>SENSE</sub> value at all times. Changing the current setting can result in currents that greatly exceed the requested value and potentially damage the battery or overload the wall adapter if no input current limiting is provided.

#### Setting Charger Output Voltage Limit

The value of an external resistor connected from the  $V_{LIMIT}$  pin to GND determines one of five voltage limits that are applied to the charger output value. See Table 3. These limits provide a measure of safety with a hardware restriction on charging voltage, which cannot be overridden by software. This voltage sets the limit that will be applied to the battery as reported by battery. Since the battery internal voltage monitor point is the actual cell voltage, you may see higher voltages, up to 512mV higher, at the external charger terminals due to the voltage servo loop action. See Operations "Section 3.7" for more information on the voltage servo system.

Table 3. Recommended	Resistor	Values f	or R <sub>vlimit</sub>
----------------------	----------	----------	------------------------

V <sub>MAX</sub>	R <sub>VLIMIT</sub> (Ω) 1%
Up to 8.4V	0 (Short to ground)
Up to 12.6V	10k
Up to 16.8V	33k
Up to 21.0V	100k
Up to 32.7V (No Limit)	Open or short to V <sub>CC2</sub>

#### **Inductor Selection**

Higher operating frequencies allow the use of smaller inductor and capacitor values. A higher frequency generally results in lower efficiency because of MOSFET gate charge losses. In addition, the effect of inductor value on ripple current and low current operation must also be considered. The inductor ripple current  $\Delta I_L$  decreases with higher frequency and increases with higher V<sub>IN</sub>.

$$\Delta I_{L} = \frac{1}{(f)(L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Accepting larger values of  $\Delta I_L$  allows the use of low inductances, but results in higher output voltage ripple

and greater core losses. A reasonable starting point for setting ripple current is  $\Delta I_L = 0.4(I_{MAX})$ . In no case should  $\Delta I_L$  exceed 0.6( $I_{MAX}$ ) due to limits imposed by IREV and CA1. Remember the maximum  $\Delta I_L$  occurs at the maximum input voltage. In practice 10µH is the lowest value recommended for use.

# Charger Switching Power MOSFET and Diode Selection

Two external power MOSFETs must be selected for use with the LTC1760 charger: An N-channel MOSFET for the top (main) switch and an N-channel MOSFET for the bottom (synchronous) switch.

The peak-to-peak gate drive levels are set by the V<sub>CC</sub> voltage. This voltage is typically 5.2V. Consequently, logic-level threshold MOSFETs must be used. Pay close attention to the B<sub>VDSS</sub> specification for the MOSFETs as well; many of the logic level MOSFETs are limited to 30V or less.

Selection criteria for the power MOSFETs include the "ON" resistance  $R_{DS(ON)}$ , reverse transfer capacitance  $C_{RSS}$ , input voltage and maximum output current. The LTC1760 charger is always operating in continuous mode so the duty cycles for the top and bottom MOSFETs are given by:

Main Switch Duty Cycle = V<sub>OUT</sub>/V<sub>IN</sub>

Synchronous Switch Duty Cycle =  $(V_{IN} - V_{OUT})/V_{IN}$ 

The MOSFET power dissipations at maximum output current are given by:

$$\begin{split} \mathsf{P}_{\mathsf{MAIN}} &= \mathsf{V}_{\mathsf{OUT}}/\mathsf{V}_{\mathsf{IN}}(\mathsf{I}_{\mathsf{MAX}})^2(1 + \delta \Delta \mathrm{T}) \mathsf{R}_{\mathsf{DS}(\mathsf{ON})} + \mathsf{k}(\mathsf{V}_{\mathsf{IN}})^2 \\ (\mathsf{I}_{\mathsf{MAX}})(\mathsf{C}_{\mathsf{RSS}})(\mathsf{f}) \end{split}$$

 $\mathsf{P}_{SYNC} = (\mathsf{V}_{IN} - \mathsf{V}_{OUT})/\mathsf{V}_{IN}(\mathsf{I}_{MAX})^2(1 + \delta \Delta T) \; \mathsf{R}_{\mathsf{DS}(\mathsf{ON})}$ 

Where  $\delta\Delta T$  is the temperature dependency of  $R_{DS(ON)}$ and k is a constant inversely related to the gate drive current. Both MOSFETs have I<sup>2</sup>R losses while the topside N-channel equation includes an additional term for transition losses, which are highest at high input voltages. For  $V_{IN} < 20V$  the high current efficiency generally improves with larger MOSFETs, while for  $V_{IN} > 20V$  the transition losses rapidly increase to the point that the use of a higher  $R_{DS(ON)}$  device with lower  $C_{RSS}$  actually provides higher efficiency. The synchronous MOSFET losses are greatest at high input voltage or during a short-circuit when the duty cycle in this switch is nearly 100%. The term  $(1 + \delta\Delta T)$  is generally given for a MOSFET in the form of a normalized R<sub>DS(ON)</sub> vs Temperature curve, but  $\delta = 0.005/^{\circ}C$ can be used as an approximation for low voltage MOSFETs. C<sub>RSS</sub> is usually specified in the MOSFET characteristics. The constant k = 1.7 can be used to estimate the contributions of the two terms in the main switch dissipation equation.

If the LTC1760 charger is to operate in low dropout mode or with a high duty cycle greater than 85%, then the topside N-channel efficiency generally improves with a larger MOSFET. Using asymmetrical MOSFETs may achieve cost savings or efficiency gains.

The Schottky diode D1, shown in the Typical Application, conducts during the dead-time between the conduction of the two power MOSFETs. This prevents the body diode of the bottom MOSFET from turning on and storing charge during the dead-time, which could cost as much as 1% in efficiency. A 1A Schottky is generally a good size for 4A regulators due to the relatively small average current. Larger diodes can result in additional transition losses due to their larger junction capacitance. The diode may be omitted if the efficiency loss can be tolerated.

#### **Calculating IC Operating Current**

This section shows how to use the values supplied in the Electrical Characteristics table to estimate operating current for a given application.

The total IC operating current through DCIN when AC is present and batteries are charging  $(I_{DCIN\_CHG})$  is given by:

 $I_{DCIN\_CHG} = I_{CH1} + I_{VCC2\_AC1} + I_{SAFETY1} + I_{SAFETY2} + I_{VLIM} + I_{ILIM} + I_{SMB} + I_{SMB\_BAT1} + I_{SMB\_BAT2} + I_{SMBALERT}$ where:

 $I_{\mbox{CH1}}$  is defined in "Electrical Characteristics."

 $I_{VCC2\_AC1}$  is defined in "Electrical Characteristics."

 $I_{SAFETYX}\xspace$  is the current used to test the battery thermistor connected to SAFETY1 OR SAFETY2.

For thermistors that are OVER-RANGE:  $I_{SAFETYX} = 2/64 \bullet V_{VCC2}/(RXB + R_{THX})$ 

For thermistors that are COLD-RANGE:  $I_{SAFETYX} = 4/64 \cdot V_{VCC2}/(RXB + R_{THX})$ 

For thermistors that are IDEAL-RANGE:

$$\begin{split} I_{\mathsf{SAFETYX}} &= 4/64 ~\bullet V_{\mathsf{VCC2}}/(\mathsf{RXB} + \mathsf{R}_{\mathsf{THX}}) + 2/64 \bullet V_{\mathsf{VCC2}}/(\mathsf{R1A} + \mathsf{R}_{\mathsf{THX}}) \end{split}$$

For thermistors that are HOT-RANGE:

 $I_{SAFETYX} = 4/64 \bullet V_{VCC2}/(RXB + R_{THX}) + 4/64 \bullet V_{VCC2}/(R1A + R_{THX})$ 

 $R_{\text{THX}}$  is the impedance of the battery's thermistor to ground.

RXB = 54.9k

RXA = 1.13k

Sample calculation of I<sub>SAFETYX</sub> with V<sub>VCC2</sub> = 5.2V

Thermistor Impedance R <sub>THX</sub> (W)	Thermistor Range	I <sub>SAFETYX</sub> (μΑ)
400	OVER_RANGE	1.05
3.3k	IDEAL_RANGE	42.2
400	UNDER_RANGE	218

 $I_{VLIMIT} = V_{VCC2} / (R_{VLIMIT} + R_{LIM_{PU}}).$ 

 $I_{\text{ILIMIT}} = V_{\text{VCC2}} / (R_{\text{ILIMIT}} + R_{\text{LIM}_{\text{PU}}}).$ 

 $R_{LIM\_PU}$  is the typical pull-up impedance at  $V_{LIMIT}$  and  $I_{LIMIT}$ 

 $R_{LIM PU} = 34k.$ 

 $R_{VLIMIT}$  is the value of the resistance from  $V_{\text{LIMIT}}$  to GND.

 $R_{\text{ILIMIT}}$  is the value of the resistance from  $I_{\text{LIMIT}}$  to GND.

 ${\sf I}_{SMB}$  is the current used for communicating with the SMBus Host and depends on the amount of bus traffic.

I<sub>SMB\_BATX</sub> is the current used for communicating with Battery1 or Battery2.

 $I_{SMB BATX} = 350\mu A \bullet 0.0155 = 5.425\mu A.$ 

I<sub>SMBALERT</sub> is defined in "Electrical Characteristics."

Sample calculation of  $I_{DCIN\_CHG}$  with two Li-Ion batteries ( $R_{THX} = 400$ ),  $R_{VLIMIT} = R_{ILIMIT} = 30k$ ,  $V_{CC2} = 5.2V$ , and no SMBus Host communication:

I<sub>DCIN\_CHG</sub> = I<sub>CH1</sub> + I<sub>VCC2\_AC1</sub> + I<sub>SAFETY1</sub> + I<sub>SAFETY2</sub> + I<sub>VLIM</sub> + I<sub>ILIM</sub> + I<sub>SMB</sub> + I<sub>SMB\_BAT1</sub> + I<sub>SMB\_BAT2</sub> + I<sub>SMBALERT</sub>

= 1.3mA + 700μA + 218μA + 218μA +81μA + 81μA + 0μA + 5.4μA + 5.4μA + 0μA = 2.62mA

The total operating current through BAT1 and BAT2 when AC is not present ( $I_{BAT NOAC}$ ) is given by:

IBAT\_NOAC = IBAT + IVCC2\_ACO + ISAFETY1 + ISAFETY2 + ISMB + ISMB\_BAT1\_ACO + ISMB\_BAT2\_ACO + ISMBALERT

where:

IBAT is defined in "Electrical Characteristics."

IVCC2 AC0 is defined in "Electrical Characteristics."

 $I_{SAFETYX}$  is the current used to test the battery thermistor connected to SAFETY1 or SAFETY2.

 $I_{SAFETYX} = 2/64 \bullet V_{VCC2}/(RXB + R_{THX}).$ 

 $\mathsf{R}_{\mathsf{THX}}$  is the impedance of the battery's thermistor to ground.

RXB = 54.9k.

Sample calculation of  $I_{SAFETY}$  with  $V_{VCC2} = 5.2V$ 

Thermistor Impedance $R_{THX}\left(\Omega\right)$	Thermistor Range	I <sub>SAFETYX</sub> (μΑ)
400	UNDER_RANGE	2.9

 $I_{SMB\_BATX\_ACO}$  is the current used for communicating with Battery1 or Battery2 when AC in not present.

 $I_{SMB BATX AC0} = 350 \mu A \bullet 0.00687 = 2.404 \mu A.$ 

 ${\sf I}_{SMB}$  is the current used for communicating with the SMBus Host and depends on the amount of bus traffic.

Sample calculation with two Li-Ion batteries ( $R_{THX}$  = 400),  $V_{CC2}$  = 5.2V, and no SMBus Host communication:

$$\begin{split} I_{BAT\_NOAC} &- I_{BAT} + I_{VCC2\_AC0} + I_{SAFETY1} + I_{SAFETY2} + \\ I_{SMB} + I_{SMB\_BAT1\_AC0} + I_{SMB\_BAT2\_AC0} + I_{SMBALERT} \\ &= 175\mu A + 80\mu A + 2.9\mu A + 2.9\mu A + 0\mu A + 2.4\mu A + \\ 2.4\mu A + 0\mu A &= 265\mu A \end{split}$$

1760f

#### **Calculating IC Power Dissipation**

The power dissipation of the LTC1760 is dependent upon the gate charge of  $Q_{TG}$  and  $Q_{BG}$ .(Refer to Typical Application). The gate charge is determined from the manufacturer's data sheet and is dependent upon both the gate voltage swing and the drain voltage swing of the FET.

 $P_{D} = (V_{DCIN} - V_{VCC}) \bullet f_{OSC} \bullet (Q_{TG} + Q_{BG}) + V_{DCIN} \bullet I_{DCIN\_CHG} - V_{VCC} \bullet (I_{SAFETY1} + I_{SAFETY2})$ 

where:

 $I_{DCIN\_CHG},\,I_{SAFETY1},\,I_{SAFETY2}$  are defined in the previous section.

Example:

 $V_{VCC}$  = 5.2V,  $V_{DCIN}$  = 19V,  $f_{OSC}$  = 345kHz,  $Q_{TG}$  =  $Q_{BG}$  = 15nC,  $I_{DCIN\_CHG}$  = 2.62mA,  $I_{SAFETY1}$  =  $I_{SAFETY2}$  = 218 $\mu$ A.  $P_{D}$  = 190mW

#### V<sub>SET</sub>/I<sub>SET</sub> Capacitors

Capacitor C7 is used to filter the delta-sigma modulation frequency components to a level which is essentially DC. Acceptable voltage ripple at  $I_{SET}$  is about  $10mV_{P-P}$ . Since the period of the delta-sigma switch closure,  $T_{\Delta\Sigma}$ , is about 10µs and the internal  $I_{DAC}$  resistor,  $R_{SET}$ , is 18.77k, the ripple voltage can be approximated by:

$$\Delta V_{\rm ISET} = \frac{V_{\rm REF} \bullet T_{\Delta \Sigma}}{R_{\rm SET} \bullet C7}$$

Then the equation to extract C7 is:

 $C7 = \frac{V_{\text{REF}} \bullet T_{\Delta \sum}}{\Delta V_{\text{ISET}} \bullet R_{\text{SET}}}$  $= 0.8/0.01/18.77k(10\mu s) \approx 0.043\mu F$ 

In order to prevent overshoot during start-up transients the time constant associated with C7 must be shorter than the time constant of C5 at the  $I_{TH}$  pin. If C7 is increased to improve ripple rejection, then C5 should be increased proportionally and charger response time to average current variation will degrade.

Capacitors C<sub>B1</sub> and C<sub>B2</sub> are used to filter the V<sub>DAC</sub> deltasigma modulation frequency components to a level which is essentially DC. C<sub>B2</sub> is the primary filter capacitor and CB1 is used to provide a zero in the response to cancel the pole associated with C<sub>B2</sub>. Acceptable voltage ripple at V<sub>SET</sub> is about 10mV<sub>P-P</sub>. Since the period of the deltasigma switch closure, T<sub>ΔΣ</sub>, is about 11µs and the internal V<sub>DAC</sub> resistor, R<sub>VSET</sub>, is 7.2kΩ, the ripple voltage can be approximated by:

$$\Delta V_{\text{VSET}} = \frac{V_{\text{REF}} \bullet T_{\Delta \Sigma}}{R_{\text{VSET}} (C_{\text{B1}} || C_{\text{B2}})}$$

Then the equation to extract  $C_{B1} \parallel C_{B2}$  is:

$$C_{B1} || C_{B2} = \frac{V_{REF} \bullet T_{\Delta \Sigma}}{R_{VSET} \Delta V_{VSET}}$$

 $C_{B2}$  should be  $10 \times$  to  $20 \times C_{B1}$  to divide the ripple voltage present at the charger output. Therefore  $C_{B1} = 0.01 \mu$ F and  $C_{B2} = 0.1 \mu$ F are good starting values. In order to prevent overshoot during start-up transients the time constant associated with  $C_{B2}$  must be shorter than the time constant of C5 at the I<sub>TH</sub> pin. If  $C_{B2}$  is increased to improve ripple rejection, then C5 should be increased proportionally and charger response time to voltage variation will degrade.

#### **Input and Output Capacitors**

In the 4A Lithium Battery Charger (Typical Application section), the input capacitor ( $C_{IN}$ ) is assumed to absorb all input switching ripple current in the converter, so it must have adequate ripple current rating. Worst-case RMS ripple current will be equal to one half of output charging current. Actual capacitance value is not critical. Solid tantalum low ESR capacitors have high ripple current rating in a relatively small surface mount package, but caution must be used when tantalum capacitors are used for input or output bypass. High input surge currents can be created when the adapter is hot-plugged to the charger or when a battery is connected to the charger. Solid tantalum capacitors have a known failure mechanism when subjected to very high turn-on surge currents. Only Kemet T495 series of "Surge Robust" low ESR tantalums are rated for high surge conditions such as battery to ground.

The relatively high ESR of an aluminum electrolytic for C15, located at the AC adapter input terminal, is helpful in reducing ringing during the hot-plug event. Refer to AN88 for more information.

Highest possible voltage rating on the capacitor will minimize problems. Consult with the manufacturer before use. Alternatives include new high capacity ceramic (at least  $20\mu$ F) from Tokin, United Chemi-Con/Marcon, et al. Other alternative capacitors include OSCON capacitors from Sanyo.

The output capacitor ( $C_{OUT}$ ) is also assumed to absorb output switching current ripple. The general formula for capacitor current is:

$$I_{RMS} = \frac{0.29 (V_{BAT}) \left(1 - \frac{V_{BAT}}{V_{DCIN}}\right)}{(L1)(f)}$$

For example:

 $V_{DCIN}$  = 19V,  $V_{BAT}$  = 12.6V, L1 = 10µH, and f = 300kHz,  $I_{RMS}$  = 0.41A.

EMI considerations usually make it desirable to minimize ripple current in the battery leads, and beads or inductors may be added to increase battery impedance at the 300kHz switching frequency. Switching ripple current splits between the battery and the output capacitor depending on the ESR of the output capacitor and the battery impedance. If the ESR of  $C_{OUT}$  is  $0.2\Omega$  and the battery impedance is raised to  $4\Omega$  with a bead or inductor, only 5% of the current ripple will flow in the battery.

#### PowerPath and Charge MUX MOSFET Selection

Three pairs of P-channel MOSFETs must be used with the wall adapter and the two battery discharge paths. Two pairs of N-channel MOSFETs must be used with the battery charge path. The nominal gate drive levels are set by the clamp drive voltage of their respective control circuitry. This voltage is typically 6.25V. Consequently, logic-level threshold MOSFETs must be used. Pay close attention to the B<sub>VDSS</sub> specification for the MOSFETs as well; many of the logic level MOSFETs are limited to 30V or less.

Selection criteria for the power MOSFETs include the "ON" resistance  $R_{DS(ON)}$ , input voltage and maximum output

current. For the N-channel charge path, the maximum current is the maximum programmed current to be used. For the P-channel discharge path maximum current typically occurs at end of life of the battery when using only one battery. The upper limit of  $R_{DS(ON)}$  value is a function of the *actual* power dissipation capability of a given MOSFET package that must take into account the PCB layout. As a starting point, without knowing what the PCB dissipation capability would be, derate the package power rating by a factor of two.

$$R_{DS(ON)MAX} = \frac{P_{MOSFET}}{2(I_{MAX})^2}$$

If you are using a dual MOSFET package with both MOS-FETs in series, you must cut the package power rating in half again and recalculate.

$$R_{DS(ON)MAX} = \frac{P_{MOSFETDUAL}}{4(I_{MAX})^2}$$

If you use identical MOSFETs for both battery paths, voltage drops will track over a wide current range. The LTC1760 linear 25mV CV drop regulation will not occur until the current has dropped below:

$$I_{\text{LINEARMAX}} = \frac{25\text{mV}}{2R_{\text{DS}(\text{ON})\text{MAX}}}$$

However, if you try to use the above equation to determine  $R_{DS(ON)}$  to force linear mode at full current, the MOSFET  $R_{DS(ON)}$  value becomes unreasonably low for MOSFETs available at this time. The need for the LTC1760 voltage drop regulation only comes into play for parallel battery configurations that terminate charge or discharge using voltage. At first this seems to be a problem, but there are several factors helping out:

- 1. When batteries are in parallel current sharing, the current flow through any one battery is less than if it is running stand-alone.
- 2. Most batteries that charge in constant voltage mode, such as Li-ion, charge terminate at a current value of C/10 or less which is well within the linear operation range of the MOSFETs.
- 3. Voltage tracking for the discharge process does not need such precise voltage tracking values.

The LTC1760 has two transient conditions that force the discharge path P-channel MOSFETs to have two additional parameters to consider. The parameters are gate charge  $Q_{GATE}$  and single pulse power capability.

When the LTC1760 senses a LOW\_POWER event, all the P-channel MOSFETs are turned on simultaneously to allow voltage recovery due to a loss of a given power source. However, there is a delay in the time it takes to turn on all the MOSFETs. Slow MOSFETs will require more bulk capacitance to hold up all the system's power supply function during the transition and fast MOSFET will require less bulk capacitance. The transition speed of a MOSFET to an on or off state is a direct function of the MOSFET gate charge.

#### $t = Q_{GATE} / I_{DRIVE}$

 $I_{DRIVE}$  is the fixed drive current into the gate from the LTC1760 and "t" is the time it takes to move that charge to a new state and change the MOSFET conduction mode. Hence time is directly related to  $Q_{GATE}$ . Since  $Q_{GATE}$  goes up with MOSFETs of lower  $R_{DS(ON)}$ , choosing such MOSFETs has a counterproductive increase in gate charge making the MOSFET slower. Please note that the LTC1760 recovery time specification only refers to the time it takes for the voltage to recover to the level just prior to the LOW\_POWER event as opposed to full voltage.

The single pulse current rating of MOSFET is important when a short-circuit takes place. The MOSFET must survive a 15ms overload. MOSFETs of lower RDS(ON) or MOSFETs that use more powerful thermal packages will have a high power surge rating. Using too small of a pulse rating will allow the MOSFET to blow to the open circuit condition instantly like a fuse. Typically there is no outward sign of failure because it happens so fast. Please measure the surge current for all discharge power paths under worse case conditions and consult the MOSFET data sheet for the limitations. Voltage sources with the highest voltage and the most bulk capacitance are often the biggest risk. Specifically the MOSFETs in the wall adapter path with wall adapters of high voltage, large bulk capacitance and low resistance DC cables between the adapter and device are the most common failures.

Remember to *only* use the *real* wall adapter with a production DC power cord when performing the wall adapter path test. The use of a laboratory power supply is unrealistic for this test and will force you to over specify the MOSFET ratings. A battery pack usually has enough series resistance to limit the peak current or are too low in voltage to create enough instantaneous power to damage their respective power path MOSFETs.

#### **Conditioning Systems With Large Loads**

In systems where the load is too large to be used for conditioning a single battery it may be necessary to bypass the built in calibrate function and simply switch in an external load. A convenient way to accomplish this task is by using an SMBus based LTC1623 load switch controller. See Figure 10.



Figure 10. Large Load Conditioning Circuit

#### **Unique Configuration Information**

This section summarizes unique LTC1760 configurations that allow some LTC1760 features to be eliminated. These configurations may be selected in any combination without adversely affecting LTC1760 operation. Refer to the Typical Application circuit diagram located at the back of this data sheet.

A) Single Battery Configuration.

To limit the LTC1760 to a single battery, modify the battery slot to be eliminated as follows:

- 1) Remove both FETs (Q5, Q6 or Q7, Q8) involved in the discharge path.
- 2) Remove both FETS (Q3, Q4 or Q9, Q10) involved in the charge path.
- 3) Remove the thermistor sensing resistors (R1A, R1B or R2A, R2B).
- 4) Short the thermistor sense lines (TH1A, TH1B or TH2A, TH2B) together at the IC.
- 5) Remove the diode (D2 or D3).
- 6) Unless otherwise specified, leave the unused pins of the LTC1760 floating.
- B) No Short-Circuit Protection Configuration.
  - 1) Replace R<sub>SC</sub> with a short.
- C) No LOPWR Protection.
  - 1) Remove resistors R2 and R3 connected to LOPWR and tie LOPWR to the  $V_{CC}\xspace$  pin.
- D) No DC Path Configuration.

To remove the DC input as part of the power path choices to support the load:

- 1) Remove both FETs Q1 and Q2 involved in the DC path.
- 2) Unless otherwise specified, leave the unused pins of the LTC1760 floating.
- E) No Charge Configuration.
  - To permanently disable the battery charger function:
  - 1) Remove ALL FETs involved in the charge path (Q3, Q4, Q9, Q10).
  - 2) Remove switching FETs QTG, QBG, diode D1 and inductor L1.
  - Remove diodes D2, D3, D4, capacitors C4, C<sub>OUT</sub> and Resistor R11 and R<sub>SENSE</sub>.
  - 4) Reduce  $C_{IN}$  capacitor to  $0.1\mu F$ .

- 5) Remove all components connected to COMP1,  $V_{SET}$ ,  $I_{TH}$ ,  $I_{SET}$ ,  $I_{LIMIT}$  and  $V_{LIMIT}$  pins.
- 6) Short  $I_{LIMIT}$  and  $V_{LIMIT}$  to GND.
- 7) Remove R1, C1 but short CLP to DCIN. Replace  $R_{CL}$  with a short/trace connection.
- 8) Short CSP to CSN but leave the combination floating.
- 9) Unless otherwise specified, leave the unused pins of the LTC1760 floating.
- F) No DC Path And No Charge Configuration.

To limit the LTC1760 to battery discharge functions only, merge the previous two configurations with the following:

- 1) Remove C<sub>IN</sub>.
- 2) Remove resistors tied to DCDIV. Ground DCDIV.

#### **PCB Layout Considerations**

For maximum efficiency, the switch node rise and fall times should be minimized. To prevent magnetic and electrical field radiation and high frequency resonant problems, proper layout of the components connected to the IC is essential. (See Figure 11.) Here is a PCB layout priority list for proper layout. Layout the PCB using this specific order.

 Input capacitors need to be placed as close as possible to switching FET's supply and ground connections. Shortest copper trace connections possible. These parts must be on the same layer of copper. Vias must not be used to make this connection.



Figure 11. High-Speed Switching Path

- 2. The control IC needs to be close to the switching FET's gate terminals. Keep the gate drive signals short for a clean FET drive. This includes IC supply pins that connect to the switching FET source pins. The IC can be placed on the opposite side of the PCB relative to above.
- 3. Place inductor input as close as possible to switching FET's output connection. Minimize the surface area of this trace. Make the trace width the minimum amount needed to support current—no copper fills or pours. Avoid running the connection using multiple layers in parallel. Minimize capacitance from this node to any other trace or plane.
- 4. Place the output current sense resistor right next to the inductor output but oriented such that the IC's current sense feedback traces going to resistor are not long. The feedback traces need to be routed together as a single pair on the same layer at any given time with smallest trace spacing possible. Locate any filter component on these traces next to the IC and not at the sense resistor location.
- 5. Place output capacitors next to the sense resistor output and ground.
- 6. Output capacitor ground connections need to feed into same copper that connects to the input capacitor ground before tying back into system ground.

#### **General Rules**

- 7. Connection of switching ground to system ground or internal ground plane should be single point. If the system has an internal system ground plane, a good way to do this is to cluster vias into a single star point to make the connection.
- 8. Route analog ground as a trace tied back to IC ground (analog ground pin if present) before connecting to any other ground. Avoid using the system ground plane. CAD trick: make analog ground a separate ground net and use a  $0\Omega$  resistor to tie analog ground to system ground.

- 9. A good rule of thumb for via count for a given high current path is to use 0.5A per via. Be consistent.
- 10. If possible, place all the parts listed above on the same PCB layer.
- 11. Copper fills or pours are good for all power connections except as noted above in Rule 3. You can also use copper planes on multiple layers in parallel too—this helps with thermal management and lower trace inductance improving EMI performance further.
- 12. For best current programming accuracy provide a Kelvin connection from  $R_{\text{SENSE}}$  to CSP and BAT. See Figure 12 as an example.

It is important to keep the parasitic capacitance on the  $R_T$ , CSP and BAT pins to a minimum. The traces connecting these pins to their respective resistors should be as short as possible.



Figure 12. Kelvin Sensing of Charging Current

#### **Important Safety Notes**

Although every effort is made to meet and exceed all required "SMBus Charger V1.1" safety features it is the responsibility of the battery pack to protect itself from excessive currents or voltages. The LTC1760 is not itself a safety device. Consult your battery pack manufacturer for more information.

### **TYPICAL APPLICATIONS**



1760fc

### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC1760#packaging for the most recent package drawings.



FW Package 48-Lead Plastic TSSOP (6.1mm) (Reference LTC DWG # 05-08-1651 Rev A)

NOTE:

1. CONTROLLING DIMENSION: MILLIMETERS

2. DIMENSIONS ARE IN MILLIMETERS (INCHES)

3. DRAWING NOT TO SCALE

\*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .152mm (.006") PER SIDE

\*\* DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED .254mm (.010") PER SIDE

### **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
А	04/11	I-Grade part added. Reflected throughout the data sheet	1-48
В	03/16	Revised Conditions of $V_{CC}$ Load Regulation Spec	3
С	08/17	Revised Circuit Diagram C5 & C7, BAT1, BAT2 added	45