# TECHNOLOGY

LTC4100

### Smart Battery Charger Controller

### FEATURES

- Single Chip Smart Battery Charger Controller
- 100% Compliant (Rev. 1.1) SMBus Support Allows for Operation with or without Host
- SMBus Accelerator Improves SMBus Timing
- Wide Output Voltage Range: 3.5V to 26V
- Hardware Interrupt and SMBAlert Response Eliminate Interrupt Polling
- High Efficiency Synchronous Buck Charger
- 0.5V Dropout Voltage; Maximum Duty Cycle > 98%
- AC Adapter Current Limit Maximizes Charge Rate
- ±0.8% Voltage Accuracy; ±4% Current Accuracy
- Up to 4A Charging Current Capability
- 10-Bit DAC for Charge Current Programming
- 11-Bit DAC for Charger Voltage Programming
- User-Selectable Overvoltage and Overcurrent Limits
- High Noise Immunity SafetySignal Sensor
- Available in a 24-Pin SSOP Package

### **APPLICATIONS**

Portable Instruments and Computers

TYPICAL APPLICATION


Data Storage Systems and Battery Backup Servers

LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and PowerPath is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 6650174 and 5723970.

### DESCRIPTION

The LTC®4100 Smart Battery Charger is a single chip charging solution that dramatically simplifies construction of an SBS compliant system. The LTC4100 implements a Level 2 charger function whereby the charger can be programmed by the battery or by the host. A SafetySignal on the battery being charged is monitored for temperature, connectivity and battery type information. The SMBus interface remains alive when the AC power adapter is removed and responds to all SMBus activity directed to it, including SafetySignal status (via the ChargerStatus command). The charger also provides an interrupt to the host whenever a status change is detected (e.g., battery removal, AC adapter connection).

Charging current and voltage are restricted to chemistryspecific limits for improved system safety and reliability. Limits are programmable by two external resistors. Additionally, the maximum average current from the AC adapter is programmable to avoid overloading the adapter when simultaneously supplying load current and charging current. When supplying system load current, charging current is automatically reduced to prevent adapter overload.




#### Figure 1. 4A Smart Battery Charger

### **ABSOLUTE MAXIMUM RATINGS**

(Note	1)
-------	----

Voltage from V <sub>DD</sub> to GND7V/-0.3V Voltage from CHGEN, DCDIV, SDA,
SCL and SMBALERT to GND
Voltage from DCIN, CLP, CLN to GND
Voltage from CLP to CLN±0.3V
PGND wrt. GND ±0.3V
CSP, BAT to GND
Operating Ambient Temperature Range (Note 4) -40°C to 85°C
Junction Temperature Range40°C to 125°C
Storage Temperature Range65°C to 150°C Lead Temperature (Soldering, 10 sec)

### PIN CONFIGURATION



### **ORDER INFORMATION**

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4100EG#PBF	LTC4100EG#TRPBF	LTC4100EG	24-Lead Plastic SSOP	-40°C to 85°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4100EG	LTC4100EG#TR	LTC4100EG	24-Lead Plastic SSOP	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>DCIN</sub> = 20V, V<sub>DD</sub> = 3.3V, V<sub>BAT</sub> = 12V unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS	CONDITIONS						
	DCIN Operating Range			6		28	V		
	DCIN Operating Current	Charging, Sum of Currents on DCIN, CLP and CLN			3	5	mA		
V <sub>TOL</sub>	Charge Voltage Accuracy	(Note 2)	•	-0.8 -1		0.8 1	% %		
I <sub>TOL</sub>	Charge Current Accuracy (Note 3)	V <sub>CSP</sub> – V <sub>BAT</sub> Target = 102.3mV I <sub>DAC</sub> = 0xFFFF	•	-4 -5		4 5	%		
V <sub>DD</sub>	V <sub>DD</sub> Operating Voltage	$0V \le V_{DCIN} \le 28V$	•	3		5.5	V		
Shutdown		· · ·							
	Battery Leakage Current	$DCIN = 0V, V_{CLP} = V_{CLN} = V_{CSP} = V_{BAT}$	•		15	35	μA		
UVLO	Undervoltage Lockout Threshold	DCIN Rising, V <sub>BAT</sub> = 0V	•	4.2	4.7	5.5	V		
	V <sub>DD</sub> Power-Fail	Part Held in Reset Until this V <sub>DD</sub> Present	•			3	V		
	DCIN Current in Shutdown	V <sub>CHGEN</sub> = 0V			2	3	mA		
	•						4100fc		



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>DCIN</sub> = 20V, V<sub>DD</sub> = 3.3V, V<sub>BAT</sub> = 12V unless otherwise noted. (Note 4)

	CONDITIONS		MIN	TYP	MAX	UNITS
nse Amplifier, CA1						
Input Bias Current into BAT Pin				11.66		μA
CA1/I <sub>1</sub> Input Common Mode Low		•	0			V
CA1/I <sub>1</sub> Input Common Mode High	$V_{DCIN} \le 28V$	•			V <sub>CLN</sub> -0.2	V
mparators I <sub>CMP</sub> and I <sub>REV</sub>						
Maximum Current Sense Threshold (V <sub>CSP</sub> -V <sub>BAT</sub> )	V <sub>ITH</sub> = 2.5V		140	165	200	mV
Reverse Current Threshold (V <sub>CSP</sub> -V <sub>BAT</sub> )				- 30		mV
nse Amplifier, CA2						
Transconductance				1		mmho
Source Current	Measured at I <sub>TH</sub> , V <sub>ITH</sub> = 1.4V			-40		μA
Sink Current	Measured at I <sub>TH</sub> , V <sub>ITH</sub> = 1.4V			40		μA
nit Amplifier	1	1				
Transconductance				1.5		mmho
Current Limit Threshold		•	93	100	107	mV
CLN Input Bias Current				100		nA
or Amplifier, EA	I					L
Transconductance				1		mmho
Sink Current	Measured at $I_{TH}$ $V_{ITH} = 1.4V$			36		μA
Overvoltage Shutdown Threshold as a Percent of			102	107	110	%
Programmed Charger Voltage						
annel FET Driver (INFET)						
DCIN Detection Threshold (V <sub>DCIN</sub> -V <sub>CLP</sub> )	DCIN Voltage Ramping Up from V <sub>CLP</sub> -0.05V	•	0	0.17	0.25	V
Forward Regulation Voltage (V <sub>DCIN</sub> -V <sub>CLP</sub> )		•		25	50	mV
Reverse Voltage Turn-Off Voltage ( $V_{DCIN} - V_{CLP}$ )		•	-60	-25		mV
INFET ON Clamping Voltage (V <sub>DCIN</sub> -V <sub>INFET</sub> )	I <sub>INFET</sub> = 1μA	•	5	5.8	6.5	V
INFET OFF Clamping Voltage (V <sub>DCIN</sub> -V <sub>INFET</sub> )	$I_{INFET} = -25\mu A$				0.25	V
Regulator Switching Frequency			255	300	345	kHz
Regulator Switching Frequency in Drop Out	Duty Cycle ≥ 98%		20	25		kHz
Regulator Maximum Duty Cycle	$V_{CSP} = V_{BAT}$		98	99		%
rs (TGATE, BGATE)	- -					
V <sub>TGATE</sub> High (V <sub>CLP</sub> -V <sub>TGATE</sub> )	I <sub>TGATE</sub> = -1mA				50	mV
V <sub>BGATE</sub> High	C <sub>LOAD</sub> = 3000pF		4.5	5.6	10	V
V <sub>TGATE</sub> Low (V <sub>CLP</sub> -V <sub>TGATE</sub> )	C <sub>LOAD</sub> = 3000pF		4.5	5.6	10	V
V <sub>BGATE</sub> Low	I <sub>BGATE</sub> = 1mA				50	mV
TGATE Transition Time						
				50 50	110	ns
	OLUAD = 5000001, 10 % 10 90 %			50	100	ns
BGATE Rise Time	C <sub>LOAD</sub> = 3000pF, 10% to 90%			40	90	ns
BGATE Fall Time	C <sub>LOAD</sub> = 3000pF, 10% to 90%			40	80	ns
V <sub>TGATE</sub> at Shutdown (V <sub>CLN</sub> -V <sub>TGATE</sub> )	$I_{TGATE} = -1\mu A$				100	mV
V <sub>BGATE</sub> at Shutdown	I <sub>TGATE</sub> = 1µA				100	mV
	Input Bias Current into BAT Pin CA1/I <sub>1</sub> Input Common Mode Low CA1/I <sub>1</sub> Input Common Mode High mparators I <sub>CMP</sub> and I <sub>REV</sub> Maximum Current Sense Threshold (V <sub>CSP</sub> –V <sub>BAT</sub> ) Reverse Current Threshold (V <sub>CSP</sub> –V <sub>BAT</sub> ) reaconductance Source Current Sink Current Sink Current Transconductance Current Limit Threshold CLN Input Bias Current or Amplifier, EA Transconductance Sink Current Overvoltage Shutdown Threshold as a Percent of Programmed Charger Voltage annel FET Driver (INFET) DCIN Detection Threshold (V <sub>DCIN</sub> –V <sub>CLP</sub> ) Forward Regulation Voltage (V <sub>DCIN</sub> –V <sub>CLP</sub> ) Reverse Voltage Turn-Off Voltage (V <sub>DCIN</sub> –V <sub>CLP</sub> ) INFET ON Clamping Voltage (V <sub>DCIN</sub> –V <sub>INFET</sub> ) INFET OFF Clamping Voltage (V <sub>DCIN</sub> –V <sub>INFET</sub> ) INFET OFF Clamping Voltage (V <sub>DCIN</sub> –V <sub>INFET</sub> ) Regulator Switching Frequency Regulator Switching Frequency in Drop Out Regulator Maximum Duty Cycle s (TGATE, BGATE) V <sub>TGATE</sub> High (V <sub>CLP</sub> -V <sub>TGATE</sub> ) V <sub>BGATE</sub> High V <sub>TGATE</sub> Low TGATE Fansition Time TGATE Rise Time TGATE Rise Time BGATE Transition Time BGATE Taise Time	Input Blas Current into BAT PinCA1/I1 Input Common Mode LowCA1/I1 Input Common Mode High $V_{DCIN} \le 28V$ mparators IcMP and InevMaximum Current Sense Threshold ( $V_{CSP}-V_{BAT}$ )Reverse Current Threshold ( $V_{CSP}-V_{BAT}$ )se Amplifier, CA2TransconductanceSource CurrentMeasured at ITH, VITH = 1.4VSink CurrentMeasured at ITH, VITH = 1.4Vit AmplifierTransconductanceCurrent Limit ThresholdCLN Input Blas CurrentMeasured at ITH, VITH = 1.4VSink CurrentMeasured at ITH, VITH = 1.4Vit AmplifierTransconductanceCurrent Limit ThresholdCLN Input Blas CurrentMeasured at ITH, VITH = 1.4VOvervoltage Shutdown Threshold as a Percent of Programmed Charger VoltageSink CurrentMeasured Regulation Voltage (VDCIN-VCLP)DCIN Detection Threshold (VDCIN-VCLP)DCIN Voltage Ramping Up from V <sub>CLP</sub> -0.05VForward Regulation Voltage (VDCIN-VCLP)INFET OFF Clamping Voltage (VDCIN-VINFET)INFET FVGATE, BGATE)VicAtt HighCLOAD = 3000pFVGATE, BGATE)VIGATE LOW (VCLP-VTGATE)VIGATE E TAINSION TIMEGATE Fransition TimeGATE Faise Time <td< td=""><td>Input Bias Current into BAT PinCA1/I1 Input Common Mode Low•CA1/I1 Input Common Mode High<math>V_{DCIN} \le 28V</math>maximum Current Sense Threshold (<math>V_{CSP}-V_{BAT}</math>)<math>V_{ITH} = 2.5V</math>Reverse Current Threshold (<math>V_{CSP}-V_{BAT}</math>)•se Amplifier, CA2•Transconductance•Source CurrentMeasured at <math>I_{TH}</math>, <math>V_{ITH} = 1.4V</math>Sink CurrentMeasured at <math>I_{TH}</math>, <math>V_{ITH} = 1.4V</math>Transconductance•Current Limit Threshold•Current Limit Threshold•Current Limit Threshold•Current Limit Threshold•Current Limit Threshold•Current Limit Threshold•Programmed Charger Voltage•Programmed Charger Voltage•Forward Regulation Voltage (<math>V_{DCIN}-V_{CLP}</math>)DCIN Voltage Ramping Up from <math>V_{CLP}-0.05V</math>Provard Regulation Voltage (<math>V_{DCIN}-V_{CLP}</math>)•INFET OFF Clamping Voltage (<math>V_{DCIN}-V_{CLP}</math>)•INFET OFF Clamping Voltage (<math>V_{DCIN}-V_{CLP}</math>)•INFET OFF Clamping Voltage (<math>V_{DCIN}-V_{ICLP}</math>)•INFET OFF Clamping Voltage (<math>V_{DCIN}-V_{CLP}</math>)•Regulator Switching Frequency•Regulator Switching FrequencyV_{CSP} = V_{BAT}s (TGATE, BGATE)••Vigate LowInpact = -1mAVagate High (<math>V_{CLP}-V_{TGATE}</math>)•Vigate LowInpact = -1mAGate Finastion TimeCLOAD = 30000pF, 10% to 90%GATE Finastion TimeCLOAD = 30000pF, 10% to 90%&lt;</td><td>Input Bias Current into BAT PinInput Common Mode LowInput Common Mode High<math>V_{DCIW} \le 28V</math>CA1/I, Input Common Mode High<math>V_{DCIW} \le 28V</math>Imparators I_CMP and I_REVMaximum Current Sense Threshold (<math>V_{CSP}-V_{BAT}</math>)<math>V_{TH} = 2.5V</math>140Reverse Current Threshold (<math>V_{CSP}-V_{BAT}</math>)<math>V_{TH} = 2.5V</math>140se Amplifier, CA2TansconductanceImparators I_{TH}, <math>V_{TH} = 1.4V</math>Source CurrentMeasured at I_{TH}, <math>V_{TH} = 1.4V</math>Sink CurrentMeasured at I_{TH}, <math>V_{TH} = 1.4V</math>ti AmplifierImparators I_{TH}, <math>V_{TH} = 1.4V</math>TransconductanceImparators I_{TH}, <math>V_{TH} = 1.4V</math>Current Limit ThresholdImparators I_{TH}, <math>V_{TH} = 1.4V</math>transconductanceImparators I_{TH}, <math>V_{TH} = 1.4V</math>TransconductanceImparators I_{TH}, <math>V_{TH} = 1.4V</math>TransconductanceImparators I_{TH}, <math>V_{TH} = 1.4V</math>Sink CurrentMeasured at I_{TH}, <math>V_{TH} = 1.4V</math>Overvoltage Shutdown Threshold as a Percent of Programmed Charger VoltageImparators I_{TH}, <math>V_{TH} = 1.4V</math>Directorin Threshold (<math>V_{CDIN}-V_{CLP}</math>)DCIN Voltage Ramping Up from <math>V_{CLP}-0.05V</math>Insert FE Driver (INFET)Imparators I_{TH}, <math>V_{TH} = 1.4V</math>Directors Voltage Irun-Off Voltage (<math>V_{DCIN}-V_{CLP}</math>)DCIN Voltage Ramping Up from <math>V_{CLP}-0.05V</math>Insert Octamping Voltage (<math>V_{DCIN}-V_{MET}</math>)Impart = 1µAInFET ON Clamping Voltage (<math>V_{DCIN}-V_{MET}</math>)Impart = 1µARegulator Switching Frequency<math>V_{CSP} = V_{BAT}</math>Regulator Switching FrequencyImpart = -25µAVesart High (<math>V_{CLP}</math></td><td>Input Bias Current into BAT Pin11.66CA1/I, Input Common Mode Low0CA1/I, Input Common Mode High<math>V_{DCIM} \le 28V</math>marators Icore and InputMaximum Current Sense Threshold (<math>V_{CSP}-V_{BAT}</math>)Warnum Current Sense Threshold (<math>V_{CSP}-V_{BAT}</math>)VTH = 2.5VReverse Current Threshold (<math>V_{CSP}-V_{BAT}</math>)1Ses Amplifier, CA21Transconductance1Source CurrentMeasured at ITH, VTH = 1.4VMaconductance1.5Current Immethold93Ith CurrentMeasured at ITH, VTH = 1.4VVirth Ease Current93Ith CurrentMeasured at ITH, VTH = 1.4VCurrent Limit Threshold93Current Limit Threshold93Current Limit Threshold100CLIN Input Bias Current100Orevroltage Shutdown Threshold as a Percent of Programmed Charger Voltage102Programmed Charger Voltage0CIN Detection Threshold (VOLM-VCLP)DCIN Voltage Ramping Up from VCLP-0.05VProvard Regulation Voltage (<math>V_{DCM-VCLP</math>)0Prevard Regulation Voltage (<math>V_{DCM-VCLP</math>)0Regulator Switching Frequency255Regulator Switching Frequency255Regulator Switching Frequency255NGET F Clamping Voltage (<math>V_{DCM-VCLP</math>)Veant High (<math>V_{CLP-VTGATE</math>)1Veant High (<math>V_{CLP-VTGATE</math>)1Veant High (<math>V_{CLP-VTGATE</math>)1Veant High (<math>V_{CLP-VTGATE</math>)1Veant High (<math>V_{CLP-VTGATE</math>)1Veant High (<math>V_{CLP-VTGATE</math>)<!--</td--><td>Input Bias Current into BAT Pin       11.66         CA1/1 Input Common Mode Low       0         CA1/2 Input Common Mode High       <math>V_{DCIN} \le 28V</math>       0         VCLN-0.2       pmpartons [Low and Ray       140       165       200         Reverse Current Threshold (VCSP-VBAT)       140       165       200         See Amplifier, CA2       11       300       300       300         Transconductance       1       1       300       300       300       300       300       300       107       30       300       107       30       300       107       30       300       107       30       300       107       30       300       107       30       300       107       30       300       107       100       30       300       107       100       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       30       30       30</td></td></td<>	Input Bias Current into BAT PinCA1/I1 Input Common Mode Low•CA1/I1 Input Common Mode High $V_{DCIN} \le 28V$ maximum Current Sense Threshold ( $V_{CSP}-V_{BAT}$ ) $V_{ITH} = 2.5V$ Reverse Current Threshold ( $V_{CSP}-V_{BAT}$ )•se Amplifier, CA2•Transconductance•Source CurrentMeasured at $I_{TH}$ , $V_{ITH} = 1.4V$ Sink CurrentMeasured at $I_{TH}$ , $V_{ITH} = 1.4V$ Transconductance•Current Limit Threshold•Current Limit Threshold•Current Limit Threshold•Current Limit Threshold•Current Limit Threshold•Current Limit Threshold•Programmed Charger Voltage•Programmed Charger Voltage•Forward Regulation Voltage ( $V_{DCIN}-V_{CLP}$ )DCIN Voltage Ramping Up from $V_{CLP}-0.05V$ Provard Regulation Voltage ( $V_{DCIN}-V_{CLP}$ )•INFET OFF Clamping Voltage ( $V_{DCIN}-V_{CLP}$ )•INFET OFF Clamping Voltage ( $V_{DCIN}-V_{CLP}$ )•INFET OFF Clamping Voltage ( $V_{DCIN}-V_{ICLP}$ )•INFET OFF Clamping Voltage ( $V_{DCIN}-V_{CLP}$ )•Regulator Switching Frequency•Regulator Switching FrequencyV_{CSP} = V_{BAT}s (TGATE, BGATE)••Vigate LowInpact = -1mAVagate High ( $V_{CLP}-V_{TGATE}$ )•Vigate LowInpact = -1mAGate Finastion TimeCLOAD = 30000pF, 10% to 90%GATE Finastion TimeCLOAD = 30000pF, 10% to 90%<	Input Bias Current into BAT PinInput Common Mode LowInput Common Mode High $V_{DCIW} \le 28V$ CA1/I, Input Common Mode High $V_{DCIW} \le 28V$ Imparators I_CMP and I_REVMaximum Current Sense Threshold ( $V_{CSP}-V_{BAT}$ ) $V_{TH} = 2.5V$ 140Reverse Current Threshold ( $V_{CSP}-V_{BAT}$ ) $V_{TH} = 2.5V$ 140se Amplifier, CA2TansconductanceImparators I_{TH}, $V_{TH} = 1.4V$ Source CurrentMeasured at I_{TH}, $V_{TH} = 1.4V$ Sink CurrentMeasured at I_{TH}, $V_{TH} = 1.4V$ ti AmplifierImparators I_{TH}, $V_{TH} = 1.4V$ TransconductanceImparators I_{TH}, $V_{TH} = 1.4V$ Current Limit ThresholdImparators I_{TH}, $V_{TH} = 1.4V$ transconductanceImparators I_{TH}, $V_{TH} = 1.4V$ TransconductanceImparators I_{TH}, $V_{TH} = 1.4V$ TransconductanceImparators I_{TH}, $V_{TH} = 1.4V$ Sink CurrentMeasured at I_{TH}, $V_{TH} = 1.4V$ Overvoltage Shutdown Threshold as a Percent of Programmed Charger VoltageImparators I_{TH}, $V_{TH} = 1.4V$ Directorin Threshold ( $V_{CDIN}-V_{CLP}$ )DCIN Voltage Ramping Up from $V_{CLP}-0.05V$ Insert FE Driver (INFET)Imparators I_{TH}, $V_{TH} = 1.4V$ Directors Voltage Irun-Off Voltage ( $V_{DCIN}-V_{CLP}$ )DCIN Voltage Ramping Up from $V_{CLP}-0.05V$ Insert Octamping Voltage ( $V_{DCIN}-V_{MET}$ )Impart = 1µAInFET ON Clamping Voltage ( $V_{DCIN}-V_{MET}$ )Impart = 1µARegulator Switching Frequency $V_{CSP} = V_{BAT}$ Regulator Switching FrequencyImpart = -25µAVesart High ( $V_{CLP}$	Input Bias Current into BAT Pin11.66CA1/I, Input Common Mode Low0CA1/I, Input Common Mode High $V_{DCIM} \le 28V$ marators Icore and InputMaximum Current Sense Threshold ( $V_{CSP}-V_{BAT}$ )Warnum Current Sense Threshold ( $V_{CSP}-V_{BAT}$ )VTH = 2.5VReverse Current Threshold ( $V_{CSP}-V_{BAT}$ )1Ses Amplifier, CA21Transconductance1Source CurrentMeasured at ITH, VTH = 1.4VMaconductance1.5Current Immethold93Ith CurrentMeasured at ITH, VTH = 1.4VVirth Ease Current93Ith CurrentMeasured at ITH, VTH = 1.4VCurrent Limit Threshold93Current Limit Threshold93Current Limit Threshold100CLIN Input Bias Current100Orevroltage Shutdown Threshold as a Percent of Programmed Charger Voltage102Programmed Charger Voltage0CIN Detection Threshold (VOLM-VCLP)DCIN Voltage Ramping Up from VCLP-0.05VProvard Regulation Voltage ( $V_{DCM-VCLP$ )0Prevard Regulation Voltage ( $V_{DCM-VCLP$ )0Regulator Switching Frequency255Regulator Switching Frequency255Regulator Switching Frequency255NGET F Clamping Voltage ( $V_{DCM-VCLP$ )Veant High ( $V_{CLP-VTGATE$ )1Veant High ( $V_{CLP-VTGATE$ ) </td <td>Input Bias Current into BAT Pin       11.66         CA1/1 Input Common Mode Low       0         CA1/2 Input Common Mode High       <math>V_{DCIN} \le 28V</math>       0         VCLN-0.2       pmpartons [Low and Ray       140       165       200         Reverse Current Threshold (VCSP-VBAT)       140       165       200         See Amplifier, CA2       11       300       300       300         Transconductance       1       1       300       300       300       300       300       300       107       30       300       107       30       300       107       30       300       107       30       300       107       30       300       107       30       300       107       30       300       107       100       30       300       107       100       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       30       30       30</td>	Input Bias Current into BAT Pin       11.66         CA1/1 Input Common Mode Low       0         CA1/2 Input Common Mode High $V_{DCIN} \le 28V$ 0         VCLN-0.2       pmpartons [Low and Ray       140       165       200         Reverse Current Threshold (VCSP-VBAT)       140       165       200         See Amplifier, CA2       11       300       300       300         Transconductance       1       1       300       300       300       300       300       300       107       30       300       107       30       300       107       30       300       107       30       300       107       30       300       107       30       300       107       30       300       107       100       30       300       107       100       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       107       110       30       30       30       30       30



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>DCIN</sub> = 20V, V<sub>DD</sub> = 3.3V, V<sub>BAT</sub> = 12V unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
AC Presen	t Comparator		I				,
V <sub>ACP</sub>	DCDIV Threshold	V <sub>DCDIV</sub> Rising from 1V to 1.4V	•	1.14	1.20	1.26	
	DCDIV Hysteresis				25		m
	DCDIV Input Bias Current	V <sub>DCDIV</sub> = 1.2V		-1		1	μ
	ACP V <sub>OH</sub>	$I_{ACP} = -2mA$		2			· ·
	ACP V <sub>OL</sub>	I <sub>ACP</sub> = 1mA				0.5	1
	DCDIV to ACP Delay	$V_{DCDIV} = 1.3V$				10	μ
SafetySigr	nal Decoder		1				1
	SafetySignal Trip (RES_COLD/RES_OR)	$\begin{array}{l} R_{THA} = 1130\Omega \pm 1\%, \ C_{TH} = 1nF \ (Note \ 6) \\ R_{THB} = 54.9 k\Omega \pm 1\% \end{array}$	•	95	100	105	k۵
	SafetySignal Trip (RES_IDEAL/RES_COLD)	$\begin{array}{l} R_{THA} = 1130\Omega \pm 1\%, \ C_{TH} = 1nF \ (Note \ 6) \\ R_{THB} = 54.9 k\Omega \pm 1\% \end{array}$	•	28.5	30	31.5	kΩ
	SafetySignal Trip (RES_HOT/RES_IDEAL)	$\begin{array}{l} R_{THA} = 1130 \Omega \ \pm 1\%, \ C_{TH} = 1 nF \ (Note \ 6) \\ R_{THB} = 54.9 k \Omega \ \pm 1\% \end{array}$	•	2.85	3	3.15	kΩ
	SafetySignal Trip (RES_UR/RES_HOT)	$\begin{array}{l} R_{THA} = 1130 \Omega \ \pm 1\%, \ C_{TH} = 1 nF \ (Note \ 6) \\ R_{THB} = 54.9 k \Omega \ \pm 1\% \end{array}$	•	425	500	575	2
	Time Between SafetySignal Measurements	DCDIV = 1.3V DCDIV = 1V			32	250	m m
DACs							
	Charging Current Resolution	Guaranteed Monotonic Above I <sub>MAX</sub> /16		10			Bit
	Charging Current Granularity	R <sub>ILIM</sub> = 0 R <sub>ILIM</sub> = 10k ±1% R <sub>ILIM</sub> = 33k ±1% R <sub>ILIM</sub> = Open (or Short to V <sub>DD</sub> )			1 2 4 4		m m m
	Wake-Up Charging Current (I <sub>WAKE-UP</sub> )	All Values of R <sub>ILIM</sub> All Values of R <sub>VLIM</sub>			80 (Note \$	5)	m
	Charging Current Limit CSP – BAT	R <sub>ILIM</sub> = 0 (0-1A) Charging Current = 0x03FF (0x0400 Note 7)		97.3		107.3	۳۱
		$R_{ILIM}$ = 10k ±1% (0-2A) Charging Current = 0x07FE (0x0800 Note 7)		97.3		107.3	m
		R <sub>ILIM</sub> = 33k ±1% (0-3A) Charging Current = 0x0BFC (0x0C00 Note 7)		72.3		82.3	m
		R <sub>ILIM</sub> = Open (or Short to V <sub>DD</sub> ) (0-4A) Charging Current = 0x0FFC (0x1000 Note 7)		97.3		107.3	m
	Charging Voltage Resolution	Guaranteed Monotonic (2.9V $\leq$ V <sub>BAT</sub> $\leq$ 28V)		11			Bit
	Charging Voltage Granularity				16		m
	Charging Voltage Limit	R <sub>VLIM</sub> = 0 Charging Voltage = 0x2260 (Note 7)		8.730	8.800	8.870	
		R <sub>VLIM</sub> = 10k ±1% Charging Voltage = 0x3330 (Note 7)		12.999	13.104	13.209	<u> </u>
		R <sub>VLIM</sub> = 33k ±1% Charging Voltage = 0x4400 (Note 7)		17.269	17.408	17.547	
		$\begin{array}{l} R_{VLIM} = 100k \ \pm 1\% \\ Charging \ Voltage = 0x5400 \ DCIN \geq 22V \\ (Note \ 7) \end{array}$	:	21.538	21.712	21.886	
		$R_{VLIM}$ = Open (or Short to V <sub>DD</sub> ) Charging Voltage = 0x6D60 DCIN $\ge$ 29V (Note 7)	1	27.781	28.006	28.231	

**LINEAR** TECHNOLOGY



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>DCIN</sub> = 20V, V<sub>DD</sub> = 3.3V, V<sub>BAT</sub> = 12V unless otherwise noted. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
Logic Leve	els	1					
V <sub>IL</sub>	SCL/SDA Input Low Voltage	$V_{DD} = 3V$ and $V_{DD} = 5.5V$	•			0.8	V
VIH	SCL/SDA Input High Voltage	$V_{DD} = 3V$ and $V_{DD} = 5.5V$	•	2.1			V
V <sub>OL</sub>	SDA Output Low Voltage	I <sub>PULL-UP</sub> = 350μA	•			0.4	V
IIL	SCL/SDA Input Current	$V_{SDA}, V_{SCL} = V_{IL}$		-1		1	μA
I <sub>IH</sub>	SCL/SDA Input Current	$V_{SDA}, V_{SCL} = V_{IH}$		-1		1	μA
V <sub>OL</sub>	SMBALERT Output Low Voltage	I <sub>PULL-UP</sub> = 500μA	•			0.4	V
	SMBALERT Output Pull-Up Current	V <sub>SMBALERT</sub> = V <sub>OL</sub>		-17.5	-10	-3.5	μA
I <sub>LEAK</sub>	SDA/SCL/SMBALERT Power Down Leakage	$V_{SDA}$ , $V_{SCL}$ , $V_{\overline{SMBALERT}}$ = 5.5V, $V_{DD}$ = OV	•	-2		2	μA
V <sub>OL</sub>	CHGEN Output Low Voltage	I <sub>0L</sub> = 100μA	•			0.5	V
	CHGEN Output Pull-Up Current	V <sub>CHGEN</sub> = V <sub>OL</sub>		-17.5	-10	-3.5	μA
V <sub>IL</sub>	CHGEN Input Low Voltage		•			0.9	V
V <sub>IH</sub>	CHGEN Input High Voltage	V <sub>DD</sub> = 3V V <sub>DD</sub> = 5.5V	•	2.5	3.9		V V
	Power-On Reset Duration	V <sub>DD</sub> Ramp from 0V to >3V in <5µs			100		μs
SMBus Tir	ning (Refer to System Management Bus Specifica	tion, Revision 1.1, Section 2.1 for Timing Dia	grams	;)			
t <sub>HIGH</sub>	SCL Serial Clock High Period	$I_{PULL-UP} = 350 \mu A$ , $C_{LOAD} = 250 \mu F$ , $R_{PU} = 9.31 k$ , $V_{DD} = 3 V$ and $V_{DD} = 5.5 V$	•	4			μs
t <sub>LOW</sub>	SCL Serial Clock Low Period	$I_{PULL-UP} = 350\mu$ A, $C_{LOAD} = 250p$ F, $R_{PU} = 9.31$ k, $V_{DD} = 3$ V and $V_{DD} = 5.5$ V	•	4.7		15000	μs
t <sub>R</sub>	SDA/SCL Rise Time	$C_{LOAD}$ = 250pF, $R_{PU}$ = 9.31k, $V_{DD}$ = 3V and $V_{DD}$ = 5.5V	•			1000	ns
t <sub>F</sub>	SDA/SCL Fall Time	$C_{LOAD}$ = 250pF, $R_{PU}$ = 9.31k, $V_{DD}$ = 3V and $V_{DD}$ = 5.5V	•			300	ns
t <sub>SU:STA</sub>	Start Condition Setup Time	$V_{DD} = 3V$ and $V_{DD} = 5.5V$	•	4.7			μs
t <sub>HD:STA</sub>	Start Condition Hold Time	$V_{DD} = 3V$ and $V_{DD} = 5.5V$	•	4			μs
t <sub>HD:DAT</sub>	SDA to SCL Falling-Edge Hold Time, Slave Clocking in Data	$V_{DD} = 3V$ and $V_{DD} = 5.5V$	•	300			ns
t <sub>timeout</sub>	Time Between Receiving Valid ChargingCurrent() and ChargingVoltage() Commands	$V_{DD} = 3V$ and $V_{DD} = 5.5V$	•	140	175	210	Sec

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: See Test Circuit.

Note 3: Does not include tolerance of current sense resistor.

Note 4: The LTC4100E is guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.


Note 5: Current accuracy dependent upon circuit compensation and sense resistor.

Note 6:  $C_{TH}$  is defined as the sum of capacitance on THA, THB and SafetySignal.


Note 7: The corresponding overrange bit will be set when a HEX value greater than or equal to this value is used.



### **TYPICAL PERFORMANCE CHARACTERISTICS**



### TYPICAL PERFORMANCE CHARACTERISTICS



### PIN FUNCTIONS

**TGATE (Pin 1):** Drives the Top External P-MOSFET of the Battery Charger Buck Converter.

**PGND (Pin 2):** High Current Ground Return for BGATE Driver.

**BGATE (Pin 3):** Drives the Bottom External N-MOSFET of the Battery Charger Buck Converter.

**INFET (Pin 4):** Drives the Gate of the External Input P-MOSFET.

**DCIN (Pin 5):** External DC Power Source Input. Bypass to ground with a  $0.1\mu$ F capacitor.

**CHGEN (Pin 6):** Digital Bidirectional Pin to Enable Charger Function. This pin is connected as a wired AND bus.

The following events will cause the POWER\_FAIL bit in the ChargerStatus register to become set:

1. An external device pulling the CHGEN signal to within 0.9V to GND;

2. The AC adapter voltage is not above the battery voltage.

**SMBALERT** (Pin 7): Active Low Interrupt Output to Host (referred to as the SMBALERT# signal in the SMBus Revision 1.1 specification). Signals host that there has been a

change of status in the charger registers and that the host should read the LTC4100 status registers to determine if any action on its part is required. This signal can be connected to the optional SMBALERT# line of the SMBus. Open drain with weak current source pull-up to  $V_{DD}$  (with Schottky to allow it to be pulled to 5V externally).

**SDA (Pin 8):** SMBus Data Signal from Main (host-controlled) SMBus. External pull-up resistor is required.

**SCL (Pin 9):** SMBus Clock Signal from Main (host-controlled) SMBus. External pull-up resistor is required.

**ACP (Pin 10):** This Output Indicates the Value of the DCDIV Comparator. It can be used to indicate whether AC is present or not.

**DCDIV (Pin 11):** Supply Divider Input. This is a high impedance comparator input with a 1.2V threshold (rising edge) and hysteresis.

GND (Pin 12): Ground for Digital and Analog Circuitry.

**I**<sub>LIM</sub> (**Pin 13**): An external resistor is connected between this pin and GND. The value of the external resistor programs the range and resolution of the programmed charger current. This is a digital, not an analog, function.

### PIN FUNCTIONS

 $V_{LIM}$  (Pin 14): An external resistor is connected between this pin and GND. The value of the external resistor programs the range and resolution of the charging voltage. This is a digital, not an analog, function.

**THB (Pin 15):** SafetySignal Force/Sense Pin to Smart Battery. See description of operation for more detail. The maximum allowed combined capacitance on THA, THB and SafetySignal is 1nF (see Figure 4). A series resistor 54.9k needs to be connected between this pin and the battery's SafetySignal for this circuit to work correctly.

**THA (Pin 16):** SafetySignal Force/Sense Pin to Smart Battery. See description of operation for more detail. The maximum allowed combined capacitance on THA, THB and SafetySignal is 1nF (see Figure 4). A series resistor 1130 $\Omega$  needs to be connected between this pin and the battery's SafetySignal for this circuit to work correctly.

 $V_{DD}$  (Pin 17): Power Supply Input for the LTC4100 Digital Circuitry. Bypass this pin with 0.1µF. Typically between 3.3V and 5V<sub>DC</sub>.

**V<sub>SET</sub> (Pin 18):** Tap Point of the Programmable Resistor Divider, which Provides Battery Voltage Feedback to the Charger.

**I**<sub>TH</sub> (**Pin 19**): Control Signal of the Inner Loop of the Current Mode PWM. Higher I<sub>TH</sub> corresponds to higher charging current in normal operation. A  $0.0015\mu$ F capacitor to GND filters out PWM ripple. Typical full-scale output current is 40 $\mu$ A. Nominal voltage range for this pin is 0V to 3V.

IDC (Pin 20): Bypass to GND with a 0.068µF Capacitor.

**CSP (Pin 21):** Current Amplifier CA1 Input. This pin and the BAT pin measure the voltage across the sense resistor,  $R_{SENSE}$ , to provide the instantaneous current signals required for both peak and average current mode operation.

**BAT (Pin 22):** Battery Sense Input and the Negative Reference for the Current Sense Resistor. A bypass capacitor of at least  $10\mu$ F is required.

**CLN (Pin 23):** Negative Input to the Input Current Limiting Circuit Block. If no current limit function is desired, connect this pin to CLP. The threshold is set at 100mV below the voltage at the CLP pin. When used to limit supply current, a filter is needed to filter out the switching noise.

**CLP (Pin 24):** Positive Input to the Input Current Limiting Circuit Block. This pin also serves as a power supply for the IC.



### **BLOCK DIAGRAM**





Figure 2



9

### TEST CIRCUIT



$$V_{TOL} = \frac{V_{BAT} - V_{VDAC}}{V_{VDAC}} \bullet 100$$
  
FOR V<sub>VDAC</sub> = 17.57V(0x44A0)  
DCIN = 21V  
CLN = CLP = 20V

### OPERATION

### Overview (Refer to Block Diagram)

The LTC4100 is composed of a battery charger section, a charger controller, a 10-bit DAC to control charger current, an 11-bit DAC to control charger voltage, a SafetySignal decoder, limit decoder and an SMBus controller block. If no battery is present, the SafetySignal decoder indicates a RES\_OR condition and charging is disabled by the charger controller (CHGEN = Low). Charging will also be disabled if DCDIV is low, or the SafetySignal is decoded as RES\_HOT. If a battery is inserted and AC power is connected, the battery will be charged with an 80mA "wake-up" current. The wake-up current is discontinued after t<sub>TIMEOUT</sub> if the SafetySignal is decoded as RES\_UR or RES\_COLD, and the battery or host doesn't transmit charging commands.

The SMBus interface and control block receives ChargingCurrent() and ChargingVoltage() commands via the SMBus. If ChargingCurrent() and ChargingVoltage() command pairs are received within a  $t_{TIMEOUT}$  interval, the values are stored in the current and voltage DACs and the charger controller asserts the CHGEN line if the decoded SafetySignal value will allow charging to commence. ChargingCurrent() and ChargingVoltage() values are compared against limits programmed by the limit decoder block; if the commands exceed the programmed limits these limits are substituted and overrange flags are set.

The charger controller will assert **SMBALERT** whenever a status change is detected, namely: AC\_PRESENT,

BATTERY\_PRESENT, ALARM\_INHIBITED, or V<sub>DD</sub> powerfail. The host may query the charger, via the SMBus, to obtain ChargerStatus() information. SMBALERT will be de-asserted upon a successful read of ChargerStatus() or a successful Alert Response Address (ARA) request.

### Battery Charger Controller

The LTC4100 charger controller uses a constant off-time, current mode step-down architecture. During normal operation, the top MOSFET is turned on each cycle when the oscillator sets the SR latch and turned off when the main current comparator  $I_{CMP}$  resets the SR latch. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current trips the current comparator  $I_{REV}$ , or the beginning of the next cycle. The oscillator uses the equation,

$$t_{\text{OFF}} = \frac{\left(V_{\text{DCIN}} - V_{\text{BAT}}\right)}{\left(V_{\text{DCIN}} \bullet f_{\text{OSC}}\right)}$$

to set the bottom MOSFET on-time. The result is quasiconstant frequency operation: the converter frequency remains nearly constant over a wide range of output voltages. This activity is diagrammed in Figure 3.

The peak inductor current, at which  $I_{CMP}$  resets the SR latch, is controlled by the voltage on  $I_{TH}$ .  $I_{TH}$  is in turn controlled by several loops, depending upon the situation at hand. The average current control loop converts the



voltage between CSP and BAT to a representative current. Error amp CA2 compares this current against the desired current programmed by the  $I_{DAC}$  at the  $I_{DC}$  pin and adjusts  $I_{TH}$  for the desired voltage across  $R_{SENSE}$ .

The voltage at BAT is divided down by an internal resistor divider set by the  $V_{DAC}$  and is used by error amp EA to decrease  $I_{TH}$  if the divider voltage is above the 1.19V reference.

The amplifier CL1 monitors and limits the input current, normally from the AC adapter, to a preset level (100mV/  $R_{CL}$ ). At input current limit, CL1 will decrease the  $I_{TH}$  voltage to reduce charging current.

An overvoltage comparator, OV, guards against transient overshoots (>7%). In this case, the top MOSFET is turned off until the overvoltage condition is cleared. This feature is useful for batteries that "load dump" themselves by opening their protection switch to perform functions such as calibration or pulse mode charging.

#### PWM Watchdog Timer

There is a watchdog timer that observes the activity on the TGATE pin. If TGATE stops switching for more than  $40\mu$ s, the watchdog activates and turns off the top MOSFET for about 400ns. The watchdog engages to prevent very low frequency operation in dropout—a potential source of audible noise when using ceramic input and output capacitors.

#### Charger Start-Up

When the charger is enabled, it will not begin switching until the  $I_{TH}$  voltage exceeds a threshold that assures initial current will be positive. This threshold is 5% to 15% of the maximum programmed current. After the charger begins switching, the various loops will control the current at a level that is higher or lower than the initial current. The duration of this transient condition depends upon the loop compensation, but is typically less than 1ms.

#### **SMBus Interface**

All communications over the SMBus are interpreted by the SMBus interface block. The SMBus interface is a SMBus slave device at address 0x12. All internal LTC4100 registers may be updated and accessed through the SMBus interface, and charger controller as required. The SMBus protocol is a derivative of the I<sup>2</sup>C bus (Reference *I<sup>2</sup>C-Bus and How to Use It, V1.0* by Philips, and *System Management Bus Specification*, Version 1.1, from the SBS Implementers Forum, for a complete description of the bus protocol requirements).

All data is clocked into the shift register on the rising edge of SCL. All data is clocked out of the shift register on the falling edge of SCL. Detection of an SMBus Stop condition, or power-on reset via the  $V_{DD}$  power-fail, will reset the SMBus interface to an initial state at any time.

The LTC4100 command set is interpreted by the SMBus interface and passed onto the charger controller block as control signals or updates to internal registers.




Figure 3

\*http://www.SBS-FORUM.org

### Description of Supported Battery Charger Functions

The functions are described as follows (see Table 1 also):

### FunctionName() 'hnn (command code)

**Description:** A brief description of the function.

**Purpose:** The purpose of the function, and an example where appropriate.

• **SMBus Protocol:** Refer to Section 5 of the Smart Battery Charger specification for more details.

**Input, Output or Input/Output:** A description of the data supplied to or returned by the function.

### ChargerSpecInfo() ('h11)

**Description:** The SMBus Host uses this command to read the LTC4100's extended status bits.

**Purpose:** Allows the System Host to determine the specification revision the charger supports as well as other extended status information.

• SMBus Protocol: Read Word.

**Output:** The CHARGER\_SPEC indicates that the LTC4100 supports Version 1.1 of the Smart Battery Charger Specification. The SELECTOR\_SUPPORT indicates that the LTC4100 does not support the optional Smart Battery Selector Commands.

### ChargerMode() ('h12)

**Description:** The SMBus Host uses this command to set the various charger modes. The default values are set to allow a Smart Battery and the LTC4100 to work in concert without requiring an SMBus Host.

**Purpose:** Allows the SMBus Host to configure the charger and change the default modes. This is a write only function, but the value of the "mode" bit, INHIBIT\_CHARGE may be determined using the ChargerStatus() function.

• SMBus Protocol: Write Word.

**Input:** The INHIBIT\_CHARGE bit allows charging to be inhibited without changing the ChargingCurrent() and ChargingVoltage() values. The charging may be resumed by clearing this bit. This bit is automatically cleared when power is reapplied or when a battery is reinserted.

The ENABLE\_POLLING bit is not supported by the LTC4100. Values written to this bit are ignored.

The POR\_RESET bit sets the LTC4100 to its power-on default condition.

The RESET\_TO\_ZERO bit sets the ChargingCurrent()and ChargingVoltage() values to zero. This function ALWAYS clears the ChargingVoltage() and ChargingCurrent() values to zero even if the INHIBIT\_CHARGE bit is set.

### ChargerStatus() ('h13)

**Description:** The SMBus Host uses this command to read the LTC4100's status bits.

**Purpose:** Allows the SMBus Host to determine the status and level of the LTC4100.

#### • SMBus Protocol: Read Word.

**Output:** The CHARGE\_INHIBITED bit reflects the status of the LTC4100 set by the INHIBIT\_CHARGE bit in the ChargerMode() function.

The POLLING\_ENABLED, VOLTAGE\_NOTREG, and CURRENT\_NOTREG are not supported by the LTC4100.

The LTC4100 always reports itself as a Level 2 Smart Battery Charger.

CURRENT\_OR bit is set only when ChargingCurrent() is set to a value outside the current regulation range of the LTC4100. This bit may be used in conjunction with the INHIBIT\_CHARGE bit of the ChargerMode() and ChargingCurrent() to determine the current capability of the LTC4100. When ChargingCurrent() is set to the  $I_{LIM}$  + 1, the CURRENT\_OR bit will be set.

VOLTAGE\_OR bit is set only when ChargingVoltage() is set to a value outside the voltage regulation range of the LTC4100. This bit may be used in conjunction with the INHIBIT\_CHARGE bit of the ChargerMode() and ChargingVoltage() to determine the voltage capability of the LTC4100. When ChargingVoltage() is set to the  $V_{LIM}$ , the VOLTAGE\_OR bit will be set.

The RES\_OR bit is set only when the SafetySignal resistance value is greater than  $95k\Omega$ . This indicates that the SafetySignal is to be considered as an open circuit.



Table 1. Summary of Supported Charger Function
--

Function	Access	SMBus Address	Command Code	Data Type	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO
ChargerSpecInfo()		7'b0001_001 (0x12)	8'h11	Info					R	eserv	ed					SELECTOR_SUPPORT	CH	IARG	ER_S	PEC
	Read			Return Values	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
ChargerMode()		7'b0001_001	8'h12	Control	Reserved LISSU				POR_RESET	ENABLE_POLLING	INHIBIT_CHARGE									
	Write			Permitted Values						Igno	red						1/0	1/0	lgn	1/0
ChargerStatus()		7'b0001_001	8'h13	Status	AC_PRESENT	BATTERY_PRESENT	POWER_FAIL	ALARM_INHIBITED	RES_UR	RES_HOT	RES_COLD	RES_OR	VOLTAGE_OR	CURRENT_OR		LEVEL:3/LEVEL:Z	CURRENT_NOTREG	VOLTAGE_NOTREG	POLLING_ENABLED	CHARGE_INHIBITED
	Read			Return Values	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	1/0	0	1	0	0	0	1/0
ChargingCurrent()		7'b0001_001	8'h14	Value	/alue CHARGING_CURRENT[15:0]															
	Write			Permitted Values																
ChargingVoltage()		7'b0001_001	8'h15	Value						СН	ARGI	NG_\	/OLTA	AGE[1	5:0]					
	Write			Permitted Values			_		Unsig	ned i	ntege	r rep	resen	ting v	oltag	e in n	۱V			
AlarmWarning()		7'b0001_001	8'h16	Control	OVER_CHARGED_ALARM	TERMINATE_CHARGE_ALARM	RESERVED_ALARM	OVER_TEMP_ALARM	TERMINATE_DISCHARGE_ALARM	Reserved	REMAINING_CAPACITY_ALARM	REMAINING_TIME_ALARM	INITIALIZED	DISCHARGING	FULLY_CHARGED	FULLY DISCHARGED		ERROR		
	Write			Permitted Values	1/0	1/0	1/0	1/0					I	gnore	d					
LTCO()		7'b0001_001	8'h3C	Register	F	leserv	/ed	NO_LOWI				LTC4 <sup>-</sup>	100's	Versi	ion Id	entifi	catior	1		
	Write			Permitted Values Return	l	gnore	d	1/0		-	_	-	lg	inored	- t	-		_	_	
	Read			Values	0	0	0	1/0	0	0	1	0	0	0	0	0	0	0	1	0
Alert Response Address		7'b0001_100 (0x18)	N/A	Status			N	lot Su	pport	ted				L	TC41	00's /	Addre	SS		Undefined
	Read Byte			Return Values									0	0	0	1	0	0	1	x



The RES\_COLD bit is set only when the SafetySignal resistance value is greater than  $28.5k\Omega$ . The SafetySignal indicates a cold battery. The RES\_COLD bit will be set whenever the RES\_OR bit is set.

The RES\_HOT bit is set only when the SafetySignal resistance is less than  $3150\Omega$ , which indicates a hot battery. The RES\_HOT bit will be set whenever the RES\_UR bit is set.

The RES\_UR bit is set only when the SafetySignal resistance value is less than  $575\Omega$ .

ALARM\_INHIBITED bit is set if a valid AlarmWarning() message has been received and charging is inhibited as a result. This bit is cleared if both ChargingVoltage() and ChargingCurrent() are rewritten to the LTC4100, power is removed (DCDIV <  $V_{ACP}$ ), or if a battery is removed. The setting of the ALARM\_INHIBITED will activate the LTC4100 SMBALERT pull-down.

POWER\_FAIL bit is set if the LTC4100 does not have sufficient DCIN voltage to charge the battery or if an external device is pulling the CHGEN input signal low. Charging is disabled whenever this bit is set. The setting of this bit does not clear the values in the ChargingVoltage() and ChargingCurrent() function values, nor does it necessarily affect the charging modes of the LTC4100.

BATTERY\_PRESENT is set if a battery is present otherwise it is cleared. The LTC4100 uses the SafetySignal in order to determine battery presence. If the LTC4100 detects a RES\_OR condition, the BATTERY\_PRESENT bit is cleared immediately. The LTC4100 will not set the BATTERY\_PRESENT bit until it successfully samples the SafetySignal twice and does not detect a RES\_OR condition on either sampling. If AC is not present (e.g. DCDIV <  $V_{ACP}$ ), this bit may not be set for up to one-half second after the battery is connected to the SafetySignal. The ChargingCurrent() and ChargingVoltage() function values are immediately cleared whenever this bit is cleared. Charging will never be allowed if this bit is cleared. A change in BATTERY\_PRESENT will activate the LTC4100 SMBALERT pull-down.

AC\_PRESENT is set if the voltage on DCDIV is greater than  $V_{ACP}$ . This does not necessarily indicate that the voltage on DCIN is sufficient to charge the battery. A change in AC\_PRESENT will activate the LTC4100 SMBALERT pull-down.

### ChargingCurrent() ('h14)

**Description:** The Battery, System Host or other master device sends the desired charging current (mA) to the LTC4100.

**Purpose:** The LTC4100 uses  $R_{ILIM}$ , the granularity of the  $I_{DAC}$ , and the value of the ChargingCurrent() function to determine its charging current supplied to the battery. The charging current will never exceed the maximum current permitted by  $R_{ILIM}$ . The ChargingCurrent() value will be truncated to the granularity of the  $I_{DAC}$ . The charging current will also be reduced if the battery voltage exceeds the programmed charging voltage.

• SMBus Protocol: Write Word.

**Input:** The CHARGING\_CURRENT is an unsigned 16 bit integer specifying the requested charging current in mA. The following table defines the maximum permissible value of CHARGING\_CURRENT that will not set the CURRENT\_OR in the ChargerStatus() function for a given value of the R<sub>ILIM</sub>:

R <sub>ILIM</sub>	ChargingCurrent()	Current
Short to GND	0x0000 through 0x03FF	0mA through 1023mA
10kΩ ±1%	0x0000 through 0x07FF	0mA through 2047mA
33kΩ ±1%	0x0000 through 0x0BFF	0mA through 3071mA
Open (or Short to V <sub>DD</sub> )	0x0000 through 0x0FFF	0mA through 4095mA

### ChargingVoltage() ('h15)

**Description:** The Battery, SMBus Host or other master device sends the desired charging voltage (mV) to the LTC4100.

**Purpose:** The LTC4100 uses  $R_{VLIM}$ , the granularity of the  $V_{DAC}$ , and the value of the ChargingVoltage() function to determine its charging voltage supplied to the battery. The charging voltage will never be forced beyond the voltage permitted by  $R_{VLIM}$ . The ChargingVoltage() value will be truncated to the granularity of the  $V_{DAC}$ . The charging voltage will also be reduced if the battery current exceeds the programmed charging current.

• SMBus Protocol: Write Word.

Input: The CHARGING\_VOLTAGE is an unsigned 16-bit integer specifying the requested charging voltage in mV.



The LTC4100 considers any value from 0x0001 through 0x049F the same as writing 0x0000. The following table defines the maximum permissible value of CHARGING\_VOLTAGE that will not set the VOLTAGE\_OR in the ChargerStatus() function for a given value of R<sub>VLIM</sub>:

R <sub>VLIM</sub>	Maximum ChargingVoltage()
Short to GND	0x225F (8796mV)
10kΩ ±1%	0x332F (13100mV)
33kΩ ±1%	0x43FF (17404mV)
100kΩ ±1%	0x54CF (21708mV)
Open (or Short to V <sub>DD</sub> )	0x6D5F (27996mV)

### AlarmWarning() ('h16)

**Description:** The Smart Battery, acting as a bus master device, sends the AlarmWarning() message to the LTC4100 to notify it that one or more alarm conditions exist. Alarm indications are encoded as bit fields in the Battery's Status register, which is then sent to the LTC4100 by this function.

**Purpose:** The LTC4100 will use the information sent by this function to properly charge the battery. The LTC4100 will only respond to certain alarm bits. Writing to this function does not necessarily cause an alarm condition that inhibits battery charging.

#### • SMBus Protocol: Write Word.

**Input:** Only the OVER\_CHARGED\_ALARM, TERMINATE \_CHARGE\_ALARM, reserved (0x2000), and OVER \_TEMP\_ALARM bits are supported by the LTC4100. Writing a one to any of these specified bits will inhibit the charging by the LTC4100 and will set the ALARM\_ INHIBITED bit in the ChargerStatus() function. The TERMINATE\_DISCHARGE\_ALARM, REMAINING\_ CAPACITY\_ALARM, REMAINING\_TIME\_ALARM, and the ERROR bits are ignored by the LTC4100.

### LTCO() ('h3C)

**Description:** The SMBus Host uses this command to determine the version number of the LTC4100 and set extended operation modes not defined by the Smart Battery Charger Specification.

**Purpose:** This function allows the SMBus Host to determine if the battery charger is an LTC4100. Identifying the manufacturer and version of the Smart Battery Charger permits software to perform tasks specific to a given charger. The LTC4100 also provides a means of disabling the LOWI current mode of the I<sub>DAC</sub>.

#### • SMBus Protocol: Write Word.

**Input:** The NO\_LOWI is the only bit recognized by this function. The default value of NO\_LOWI is zero. The LTC4100 LOWI current mode provides a more accurate average charge current when the charge current is less than 1/16 of the full scale  $I_{DAC}$  value. When the NO\_LOWI is set, a less accurate  $I_{DAC}$  algorithm is used to generate the charging current, but because the charger is not pulsed on and off, it may be preferred.

#### • SMBus Protocol: Read Word.

**Output:** The NO\_LOWI indicates the  $I_{DAC}$  mode of operation. If clear, then the LOWI current mode will be used when the charging current is less than 1/16 of the full-scale  $I_{DAC}$  value.

The LTC Version Identification will always be 0x202 for the LTC4100.

#### Alert Response Address (ARA)

**Description:** The SMBus system host uses the Alert Response Address to quickly identify the generator of an SMBALERT# event.

**Purpose:** The LTC4100 will respond to an ARA address 0x18 if the SMBALERT signal is actively pulling down the SMBALERT# bus. The LTC4100 will follow the prioritization reporting as defined in the System Management Bus Specification, Version 1.1, from the SBS Implementers Forum.

# • **SMBus Protocol:** A 7-bit Addressable Device Responds to an ARA.

**Output:** The Device Address will be sent to the SMBus system host. The LTC4100 Device address is 0x12.

The following events will cause the LTC4100 to pull-down the SMBALERT# bus through the SMBALERT pin:

• Change of AC\_PRESENT in the ChargerStatus() function.



- Change of BATTERY\_PRESENT in the ChargerStatus() function.
- Setting ALARM\_INHIBITED in the ChargerStatus() function.
- Internal power-on reset condition.

### SMBus Accelerator Pull-Ups

Both SCL and SDA have SMBus accelerator circuits which reduce the rise time on systems with significant capacitance on the two SMBus signals. The dynamic pull-up circuitry detects a rising edge on SDA or SCL and applies 1mA to 10mA pull-up to V<sub>DD</sub> when V<sub>IN</sub> > 0.8V until V<sub>IN</sub> < V<sub>DD</sub> – 0.8V (external pull-up resistors are still required to supply DC current). This action allows the bus to meet SMBus rise time requirements with as much as 250pF on each SMBus signal. The improved rise time will benefit all of the devices which use the SMBus, especially those devices that use the l<sup>2</sup>C logic levels. Note that the dynamic pull-up circuits only pull to V<sub>DD</sub>, so some SMBus devices that are not compliant to the SMBus specifications may still have rise time compliance problems if the SMBus pull-up resistors are terminated with voltages higher than V<sub>DD</sub>.

### The Control Block

The LTC4100 charger operations are handled by the control block. This block is capable of charging the selected battery autonomously or under SMBus Host control. The control block can request communications with the system management host (SMBus Host) by asserting SMBALERT = 0; this will cause the SMBus Host, if present, to poll the LTC4100.

The control block receives SMBus slave commands from the SMBus interface block.

The control block allows the LTC4100 to meet the following Smart Battery-controlled (Level 2) charger requirements:

- 1. Implements the Smart Battery's critical warning messages over the SMBus.
- 2. Operates as an SMBus slave device that responds to ChargingVoltage() and ChargingCurrent() commands and adjusts the charger output parameters accordingly.
- 3. The host may control charging by disabling the Smart Battery's ability to transmit ChargingCurrent() and

ChargingVoltage() request functions and broadcasting the charging commands to the LTC4100 over the SMBus.

4. The LTC4100 will still respond to Smart Battery critical warning messages without host intervention.

### Wake-Up Charging Mode

The following conditions must be met in order to allow wake-up charging of the battery:

- 1. The SafetySignal must be RES\_COLD, RES\_IDEAL, or RES\_UR.
- 2. AC must be present. This is qualified by DCDIV >  $V_{ACP}$ .

Wake-up charging initiates when a newly inserted battery does not send ChargingCurrent() and ChargingVoltage() functions to the LTC4100.

The following conditions will terminate the wake-up charging mode.

- 1. A T<sub>TIMEOUT</sub> period is reached when the SafetySignal is RES\_COLD or RES\_UR.
- 2. The SafetySignal is registering RES\_OR.
- 3. The successful writing of the ChargingCurrent() AND ChargingVoltage() function. The LTC4100 will proceed to the controlled charging mode after these two functions are written.
- 4. The SafetySignal is registering RES\_HOT.
- 5. The AC power is no longer present. (DCDIV  $< V_{ACP}$ )
- 6. The ALARM\_INHIBITED becomes set in the Charger-Status() function.
- 7. The INHIBIT\_CHARGE is set in the ChargerMode() function.
- The CHGEN pin is pulled low by an external device. The LTC4100 will resume wake-up charging, if the CHGEN pin is released by the external device. Toggling the CHGEN pin will not reset the T<sub>TIMEOUT</sub> timer.
- There is insufficient DCIN voltage to charge the battery. The LTC4100 will resume wake-up charging when there is sufficient DCIN voltage to charge the battery. This condition will not reset the T<sub>TIMEOUT</sub> timer.





#### **Controlled Charging Algorithm Overview**

The following conditions must be met in order to allow controlled charging to start on the LTC4100:

- 1. The ChargingVoltage() AND ChargingCurrent() function must be written to non-zero values.
- 2. The SafetySignal must be RES\_COLD, RES\_IDEAL, or RES\_UR.
- 3. AC must be present. This is qualified by DCDIV >  $V_{ACP}$ .

The following conditions will stop the controlled charging algorithm and will cause the battery charger controller to stop charging:

- 1. The ChargingCurrent() AND ChargingVoltage() functions have not been written for  $T_{TIMEOUT}$ .
- 2. The SafetySignal is registering RES\_OR.
- 3. The SafetySignal is registering RES\_HOT.
- 4. The AC power is no longer present. (DCDIV  $< V_{ACP}$ )
- 5. ALARM\_INHIBITED is set in the ChargerStatus() function.
- 6. INHIBIT\_CHARGE is set in the ChargerMode() function. Clearing INHIBIT\_CHARGE will cause the LTC4100 to resume charging using the previous

ChargingVoltage() AND ChargingCurrent() function values.

- 7. RESET\_TO\_ZERO is set in the ChargerMode() function.
- 8. CHGEN pin is pulled low by an external device. The LTC4100 will resume charging using the previous ChargingVoltage() AND ChargingCurrent() function values, if the CHGEN pin is released by the external device.
- 9. Insufficient DCIN voltage to charge the battery. The LTC4100 will resume charging using the previous ChargingVoltage() AND ChargingCurrent() function values, when there is sufficient DCIN voltage to charge the battery.
- 10. Writing a zero value to ChargingVoltage() function.
- 11. Writing a zero value to ChargingCurrent() function.

### The SafetySignal Decoder Block

This block measures the resistance of the SafetySignal and features high noise immunity at critical trip points. The low power standby mode supports only battery presence SMB charger reporting requirements when AC is not present. The SafetySignal decoder is shown in Figure 4. The value of  $R_{THA}$  is 1.13k and  $R_{THB}$  is 54.9k.




Figure 4. SafetySignal Decoder Block




Figure 5. Simplified  $V_{LIM}$  Circuit Concept (I<sub>LIM</sub> is Similar)



SafetySignal sensing is accomplished by a state machine that reconfigures the switches of Figure 4 using THA\_SELB and THB\_SELB, a selectable reference generator, and two comparators. This circuit has two modes of operation based upon whether AC is present.

When AC is present, the LTC4100 samples the value of the SafetySignal and updates the ChargerStatus register approximately every 32ms. The state machine successively samples the SafetySignal value starting with the RES OR  $\geq$  RES COLD threshold, then RES COLD  $\geq$  RES IDEAL threshold, RES IDEAL  $\geq$  RES HOT threshold, and finally the RES HOT  $\geq$  RES UR threshold. Once the SafetySignal range is determined, the lower value thresholds are not sampled. The SafetySignal decoder block uses the previously determined SafetySignal value to provide the appropriate adjustment in threshold to add hysteresis. The R<sub>THB</sub> resistor value is used to measure the RES\_OR  $\geq$  RES COLD and RES COLD  $\geq$  RES IDEAL thresholds by connecting the THB pin to  $V_{DD}$  and measuring the voltage resultant on the THA pin. The R<sub>THA</sub> resistor value is used to measure the RES\_IDEAL  $\geq$  RES\_HOT and RES\_HOT  $\geq$ RES UR thresholds by connecting the THA pin to  $V_{DD}$  and measuring the voltage resultant on the THB pin.

The SafetySignal decoder block uses a voltage divider network between  $V_{DD}$  and GND to determine SafetySignal range thresholds. Since the THA and THB inputs are sequentially connected to  $V_{DD}$ , this provides  $V_{DD}$  noise immunity during SafetySignal measurement.

When AC power is not available the SafetySignal block supports the following low power operating features:

- 1. The SafetySignal is sampled every 250ms or less, instead of 32ms.
- 2. A full SafetySignal status is sampled every 30s or less, instead of every 32ms.

The SafetySignal impedance is interpreted according to Table 4.

Table 4. SafetySignal State Ranges

	5 5	
SafetySignal RESISTANCE	CHARGE STATUS BITS	DESCRIPTION
0Ω to 500Ω	RES_UR RES_HOT BATTERY_PRESENT	Underrange
500 $\Omega$ to 3k $\Omega$	RES_HOT BATTERY_PRESENT	Hot
3k $\Omega$ to 30k $\Omega$	BATTERY_PRESENT	Ideal
30k $\Omega$ to 100k $\Omega$	RES_COLD BATTERY_PRESENT	Cold
Above 100k $\Omega$	RES_OR RES_COLD	Overrange

**Note:** The underrange detection scheme is a very important feature of the LTC4100. The  $R_{THA}/R_{SafetySignal}$  divider trip point of 0.333 •  $V_{DD}$  (1V) is well above the 0.047 •  $V_{DD}$  (140mV) threshold of a system using a 10k pull-up. A system using a 10k pull-up would not be able to resolve the important underrange to hot transition point with a modest 100mV of ground offset between battery and SafetySignal detection circuitry. Such offsets are anticipated when charging at normal current levels.

The required values for  $R_{THA}$  and  $R_{THB}$  are shown in Table 5.

#### Table 5. SafetySignal External Resistor Values

EXTERNAL RESISTOR	VALUE (Ω)
R <sub>THA</sub>	1130 ±1%
R <sub>THB</sub>	54.9k ±1%

 $C_{SS}$  represents the capacitance between the SafetySignal and GND.  $C_{SS}$  may be added to provide additional noise immunity from transients in the application.  $C_{SS}$  cannot exceed 1nF if the LTC4100 is to properly sense the value of  $R_{SafetySignal}$ .

#### The I<sub>LIM</sub> Decoder Block

The value of an external resistor connected from this pin to GND determines one of four current limits that are used for maximum charging current value. These limits provide a measure of safety with a hardware restriction on charging current which cannot be overridden by software.

EXTERNAL RESISTOR (R <sub>ILIM</sub> )	I <sub>LIM</sub> VOLTAGE	CONTROLLED Charging Current Range	GRANULARITY
Short to GND	$V_{ILIM} < 0.09V_{DD}$	0 < l < 1023mA	1mA
10k ±1%	0.17V <sub>VDD</sub> < V <sub>ILIM</sub> < 0.34V <sub>VDD</sub>	0 < I < 2046mA	2mA
33k ±1%	0.42V <sub>VDD</sub> < V <sub>ILIM</sub> < 0.59V	0 < l < 3068mA	4mA
Open (>250k, or Short to V <sub>DD</sub> )	0.66V <sub>VDD</sub> < V <sub>ILIM</sub>	0 < I < 4092mA	4mA

#### Table 6. $I_{\mbox{LIM}}$ Trip Points and Ranges


#### The $V_{\mbox{LIM}}$ Decoder Block

The value of an external resistor connected from this pin to GND determines one of five voltage limits that are applied to the charger output value. These limits provide a measure of safety with a hardware restriction on charging voltage which cannot be overridden by software.

iable 7. vLIM http://www.communityes.com/				
EXTERNAL RESISTOR (R <sub>VLIM</sub> )	V <sub>LIM</sub> VOLTAGE	CONTROLLED Charging Voltage (V <sub>out</sub> ) Range	GRANULARITY	
Short to GND	$V_{VLIM} < 0.09 V_{VCCP}$	2900mV < V <sub>OUT</sub> < 8800mV	16mV	
10k ±1%	$\begin{array}{c} 0.17 V_{VDD} < V_{VLIM} \\ < 0.34 V_{VDD} \end{array}$	2900mV < V <sub>OUT</sub> < 13104mV	16mV	
33k ±1%	$\begin{array}{c} 0.42V_{VCCP} < V_{VLIM} \\ < 0.59V_{VDD} \end{array}$	2900mV < V <sub>OUT</sub> < 17408mV	16mV	
100k ±1%	$\begin{array}{c} 0.66V_{VDD} < V_{VLIM} \\ < 0.84V_{VDD} \end{array}$	2900mV < V <sub>OUT</sub> < 21712mV	16mV	
Open or Tied to V <sub>DD</sub>	0.91V <sub>VDD</sub> < V <sub>VLIM</sub>	2900mV < V <sub>OUT</sub> < 28000mV	16mV	

#### The Voltage DAC Block

Note that the charger output voltage is offset by  $V_{REF}$ . Therefore, the value of  $V_{REF}$  is subtracted from the SMBus ChargingVoltage() value in order for the output voltage to be programmed properly (without offset). If the ChargingVoltage() value is below the nominal reference voltage of the charger, nominally 1.184V, the charger output voltage is programmed to zero. In addition, if the ChargingVoltage() value is above the limit set by the V<sub>LIM</sub> pin, then the charger output voltage is set to the value determined by the V<sub>LIM</sub> resistor and the VOLTAGE\_OR bit is set. These limits are demonstrated in Figure 6.



NOTE: THE LTC4100 CAN BE PROGRAMMED WITH ChargingVoltage() FUNCTION VALUES BETWEEN 1.184V AND 2.9V, HOWEVER, THE BATTERY CHARGER CONTROLLER OUTPUT VOLTAGE MAY BE ZERO WITH PROGRAMMED VALUES BELOW 2.9V.



Figure 6. Transfer Function of Charger

### The Current DAC Block

The current DAC is a delta-sigma modulator which controls the effective value of an external resistor,  $R_{SET}$ , used to set the current limit of the charger. Figure 7 is a simplified diagram of the DAC operation. The delta-sigma modulator and switch convert the ChargingCurrent() value, received via the SMBus, to a variable resistance equal to:

1.25R<sub>SET</sub>/[ChargingCurrent()/I<sub>LIM[X]</sub>] = R<sub>IDC</sub>

Therefore, programmed current is equal to:

 $I_{CHARGE} = (102.3 mV/R_{SENSE})$  (ChargingCurrent()/  $I_{LIM[x]}$ ), for ChargingCurrent() <  $I_{LIM[x]}$ .

When a value less than 1/16th of the maximum current allowed by  $I_{LIM}$  is applied to the current DAC input, the current DAC enters a different mode of operation called LOWI. The current DAC output is pulse width modulated with a high frequency clock having a duty cycle value of 1/8. Therefore, the maximum output current provided by the charger is  $I_{MAX}/8$ . The delta-sigma output gates this low duty cycle signal on and off. The delta-sigma shift registers are then clocked at a slower rate, about 45ms/ bit, so that the charger has time to settle to the  $I_{MAX}/8$  value. The resulting average charging current is equal to that requested by the ChargingCurrent() value.




Figure 7. Current DAC Operation




Figure 8. Charging Current Waveform in Low Current Mode

**Note:** The LOWI mode can be disabled by setting the NO\_LOWI bit in the LTCO() function.

When wake-up is asserted to the current DAC block, the delta-sigma is then fixed at a value equal to 80mA, independent of the  $I_{LIM}$  setting.

#### **Input FET**

The input FET circuit performs two functions. It enables the charger if the input voltage is higher than the CLP pin, and provides an indication of this condition at both the CHGEN pin and the PWR\_FAIL bit in the ChargerStatus() register. It also controls the gate of the input FET to keep a low forward voltage drop when charging and prevents reverse current flow through the input FET.

If the input voltage is less than  $V_{CLP}$ , it must go at least 130mV higher than  $V_{CLP}$  to activate the charger. The CHGEN pin is forced low unless this condition is met. The gate of the input FET is driven to a voltage sufficient to keep a low forward voltage drop from drain to source. If the voltage between DCIN and CLP drops to less than 25mV, the input FET is turned off slowly. If the voltage between DCIN and CLP is ever less than -25mV, then the input FET is turned off quickly to prevent significant reverse current from flowing in the input FET. In this condition the CHGEN pin is driven low and the charger is disabled.

### The AC Present Block (AC\_PRESENT)

The DCDIV pin is used to determine AC presence. If the DCDIV voltage is above the DCDIV comparator threshold  $(V_{ACP})$ , then the ACP output pin will be switched to  $V_{DD}$  and the AC\_PRESENT bit in the ChargerStatus() function will be set. If the DCDIV voltage is below the DCDIV comparator threshold minus the DCDIV comparator hysteresis, then the ACP output pin is switched to GND and the AC\_PRESENT bit in the ChargerStatus() function is cleared. The ACP output pin is designed to drive 2mA continuously.



#### Adapter Limiting

An important feature of the LTC4100 is the ability to automatically adjust charging current to a level which avoids overloading the wall adapter. This allows the product to operate at the same time that batteries are being charged without complex load management algorithms. Additionally, batteries will automatically be charged at the maximum possible rate of which the adapter is capable.

This feature is created by sensing total adapter output current and adjusting charging current downward if a preset adapter current limit is exceeded. True analog control is used, with closed loop feedback ensuring that adapter load current remains within limits. Amplifier CL1 in Figure 9 senses the voltage across  $R_{CL}$ , connected between the CLP and CLN pins. When this voltage exceeds 100mV, the amplifier will override programmed charging current to limit adapter current to 100mV/R<sub>CL</sub>. A lowpass filter formed by 4.99k and 0.1µF is required to eliminate switching noise. If the current limit is not used, CLP should be connected to CLN.

#### Setting Input Current Limit

To set the input current limit, you need to know the minimum wall adapter current rating. Subtract 7% for the input current limit tolerance and use that current to determine the resistor value.

 $R_{CL} = 100 \text{mV/I}_{LIM}$ 

I<sub>LIM</sub> = Adapter Min Current

– (Adapter Min Current • 7%)

Tahlo	Q	Common	RCI	Recistor	Values
Ianie	Ο.	CONTINU	nul	nesisiui	values




Figure 9. Adaptor Current Limiting

As is often the case, the wall adapter will usually have at least a +10% current limit margin and many times one can simply set the adapter current limit value to the actual adapter rating (Figure 9).

#### **Charge Termination Issues**

Batteries with constant current charging and voltagebased charger termination might experience problems with reductions of charger current caused by adapter limiting. It is recommended that input limiting feature be defeated in such cases. Consult the battery manufacturer for information on how your battery terminates charging.

#### Setting Output Current Limit (Refer to Figure 1)

The LTC4100 current DAC and the PWM analog circuitry must coordinate the setting of the charger current. Failure to do so will result in incorrect charge currents.

ADAPTER RATING (A)	-7% ADAPTER RATING (A)	$R_{CL}$ VALUE* ( $\Omega$ ) 1%	R <sub>CL</sub> LIMIT (A)	R <sub>CL</sub> POWER DISSIPATION (W)	R <sub>CL</sub> POWER RATING (W)	
1.5	1.40	0.068	1.47	0.15	0.25	
1.8	1.67	0.062	1.61	0.16	0.25	
2.0	1.86	0.051	1.96	0.20	0.25	
2.3	2.14	0.047	2.13	0.21	0.25	
2.5	2.33	0.043	2.33	0.23	0.50	
2.7	2.51	0.039	2.56	0.26	0.50	
3.0	2.79	0.036	2.79	0.28	0.50	
3.3	3.07	0.033	3.07	0.31	0.50	
3.6	3.35	0.030	3.35	0.33	0.50	
4.0	3.72	0.027	3.72	0.37	0.50	

\* Rounded to nearest 5% standard step value. Many nonstandard values are popular.



 $I_{MAX}$  is the full-scale charge current. Chose the lowest  $I_{MAX}$  value that is still above your expected battery charge current as requested over the SMBus. If you deviate from the resistance values shown in Table 9, it will lead to charge current gain errors. The requested current and the actual charge current applied to the battery will not be the same.

I <sub>MAX</sub> (A)	R <sub>SENSE</sub> (Ω) 1%	R <sub>SENSE</sub> (W)	R <sub>ILIM</sub> (Ω) 1%	
1.023	0.100	0.25	0	
2.046	0.05	0.25	10k	
3.068	0.025	0.5	33k	
4.092	0.025	0.5	Open	

#### Table 9. Recommended Resistor Values

#### Warning

DO NOT CHANGE THE VALUE OF  $R_{ILIM}$  DURING OPERA-TION. The value must remain fixed and track the  $R_{SENSE}$ value at all times. Changing the current setting can result in currents that greatly exceed the requested value and potentially damage the battery or overload the wall adapter if no input current limiting is provided.

#### Inductor Selection

Higher operating frequencies allow the use of smaller inductor and capacitor values. A higher frequency generally results in lower efficiency because of MOSFET gate charge losses. In addition, the effect of inductor value on ripple current and low current operation must also be considered. The inductor ripple current  $\Delta I_{L}$  decreases with higher frequency and increases with higher V<sub>IN</sub>.

$$\Delta I_{L} = \frac{1}{(f)(L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Accepting larger values of  $\Delta I_{L}$  allows the use of low inductances, but results in higher output voltage ripple and greater core losses. A reasonable starting point for setting ripple current is  $\Delta I_{L} = 0.4(I_{MAX})$ . Remember the maximum  $\Delta I_{L}$  occurs at the maximum input voltage. The inductor value also has an effect on low current operation.

The transition to low current operation begins when the inductor current reaches zero while the bottom MOSFET is on. Lower inductor values (higher  $\Delta I_L$ ) will cause this to occur at higher load currents, which can cause a dip in efficiency in the upper range of low current operation. In practice 10µH is the lowest value recommended for use.

Table 10.	Recommended	Inductor	Values
-----------	-------------	----------	--------

Maximum Average Current (A)	Input Voltage (V)	Minimum Inductor Value (µH)		
1	≤20	40 ± 20%		
1	>20	56 ± 20%		
2	≤20	20 ± 20%		
2	>20	30 ± 20%		
3	≤20	15 ± 20%		
3	>20	20 ± 20%		
4	≤20	10 ± 20%		
4	>20	15 ± 20%		

# Charger Switching Power MOSFET and Diode Selection

Two external power MOSFETs must be selected for use with the charger: a P-channel MOSFET for the top (main) switch and an N-channel MOSFET for the bottom (synchronous) switch.

The peak-to-peak gate drive levels are set internally. This voltage is typically 6V. Consequently, logic-level threshold MOSFETs must be used. Pay close attention to the  $BV_{DSS}$  specification for the MOSFETs as well; many of the logic level MOSFETs are limited to 30V or less.

Selection criteria for the power MOSFETs include the onresistance  $R_{DS(ON)}$ , total gate capacitance  $Q_G$ , reverse transfer capacitance  $C_{RSS}$ , input voltage and maximum output current. The charger is operating in continuous mode so the duty cycles for the top and bottom MOSFETs are given by:

Main Switch Duty Cycle =  $V_{OUT}/V_{IN}$ 

Synchronous Switch Duty Cycle =  $(V_{IN} - V_{OUT})/V_{IN}$ 

The MOSFET power dissipations at maximum output current are given by:

$$PMAIN = V_{OUT}/V_{IN}(I_{MAX})^{2}(1 + \delta\Delta T)R_{DS(ON)} + k(V_{IN})^{2}(I_{MAX})(C_{RSS})(f_{OSC})$$

$$PSYNC = (V_{IN} - V_{OUT})/V_{IN}(I_{MAX})^{2}(1 + \delta\Delta T)R_{DS(ON)}$$

where  $\delta \Delta T$  is the temperature dependency of  $R_{DS(ON)}$  and k is a constant inversely related to the gate drive current. Both MOSFETs have I<sup>2</sup>R losses while the PMAIN equation includes an additional term for transition losses, which are highest at high input voltages. For  $V_{IN}$  < 20V the high current efficiency generally improves with larger MOSFETs. while for  $V_{IN} > 20V$  the transition losses rapidly increase to the point that the use of a higher  $R_{DS(ON)}$  device with lower C<sub>RSS</sub> actually provides higher efficiency. The synchronous MOSFET losses are greatest at high input voltage or during a short circuit when the duty cycle in this switch in nearly 100%. The term (1 +  $\delta\Delta T$ ) is generally given for a MOSFET in the form of a normalized  $R_{DS(ON)}$  vs temperature curve, but  $\delta = 0.005/^{\circ}$ C can be used as an approximation for low voltage MOSFETs.  $C_{RSS} = Q_{GD}/\Delta V_{DS}$  is usually specified in the MOSFET characteristics. The constant k = 2 can be used to estimate the contributions of the two terms in the main switch dissipation equation.

If the charger is to operate in low dropout mode or with a high duty cycle greater than 85%, then the topside P-channel efficiency generally improves with a larger MOSFET. Using asymmetrical MOSFETs may achieve cost savings or efficiency gains.

The Schottky diode D1, shown in the typical application on the back page, conducts during the dead-time between the conduction of the two power MOSFETs. This prevents the body diode of the bottom MOSFET from turning on and storing charge during the dead-time, which could cost as much as 1% in efficiency. A 1A Schottky is generally a good size for 4A regulators due to the relatively small average current. Larger diodes can result in additional transition losses due to their larger junction capacitance.

The diode may be omitted if the efficiency loss can be tolerated.

### **Calculating IC Power Dissipation**

The power dissipation of the LTC4100 is dependent upon the gate charge of the top and bottom MOSFETs (Q2 & Q3 respectively) The gate charge (QG) is determined from the manufacturer's data sheet and is dependent upon both the gate voltage swing and the drain voltage swing of the MOSFET. Use 6V for the gate voltage swing and V<sub>DCIN</sub> for the drain voltage swing.

$$\begin{split} \mathsf{PD} &= \mathsf{V}_{\mathsf{DCIN}} \bullet (\mathsf{f}_{\mathsf{OSC}} \left( \mathsf{QG}_{\mathsf{Q2}} + \mathsf{QG}_{\mathsf{Q3}} \right) + \mathsf{I}_{\mathsf{DCIN}} \right) + \mathsf{V}_{\mathsf{DD}} \bullet \mathsf{I}_{\mathsf{DD}} \\ \mathsf{Example:} \quad \mathsf{V}_{\mathsf{DCIN}} &= 19\mathsf{V}, \mathsf{f}_{\mathsf{OSC}} &= 345\mathsf{kHz}, \mathsf{QG}_{\mathsf{Q2}} &= 25\mathsf{nC}, \\ \mathsf{QG}_{\mathsf{Q3}} &= 15\mathsf{nC}, \mathsf{I}_{\mathsf{DCIN}} &= 5\mathsf{mA}, \mathsf{V}_{\mathsf{DD}} &= 5.5\mathsf{V}, \\ \mathsf{I}_{\mathsf{DD}} &= 1\mathsf{mA}. \end{split}$$

#### PD = 428mW

#### Calculating V<sub>DD</sub> Current

The LTC4100  $V_{DD}$  current, or  $I_{DD}$ , consist of three parts:

- a.  $I_{RUN}$  = Current due to active clocking and bias inside the IC.
- b. I<sub>THRM</sub> = Current due to thermistor circuit activity.
- c. I<sub>ACCEL</sub> = Current due to SMBus acceleration activity.
- $I_{DD} = I_{RUN} + I_{THRM} + I_{ACCEL}$
- a)  $I_{RUN}$  current is basically independent of SCL clock rate. Once the LTC4100 determines that there is activity on the SMBus, it turns on its internal HF oscillator. This HF oscillator remains on until a stop event occurs or SDA and SCL are at logic level 1 for the SMBus timeout period. Then it shuts off the HF oscillator. Thus, the length of the transmission and the rate of transmission bursts are more important in determining how much current the LTC4100 burns, rather than the SCL rate. In the equation below,  $I_Q$  is the static current the IC consumes as a function of the V<sub>DD</sub> voltage when not active. Since it is hard to quantify the actual messages going down the SMBus, one must estimate the SMBus activity level in term of bus utilization per second.

 $I_{RUN}$  = Message Duty Cycle • 950µA + (1 – Message Duty Cycle) •  $I_{Q}$ 

where  $I_{\Omega}$  (typical) =  $V_{DD}/47.2k$ 



- b) I<sub>THRM</sub> current is due to SafetySignal (thermistor pin) sampling that will vary with the presence of DC power being on or off. DCDIV is detected every 32ms. RTHX is the value of the safety signal resistance, which will vary with temperature or battery configuration.
- $b1)I_{THRM(ON)}$  when DC is on:

 $I_{THRM(ON)\_OVERRANGE}$  = 1/16 •  $V_{DD}/(54.9k$  + RTHX) where RTHX > 100k

 $I_{THRM(ON)\_COLD}$  = 1/8 •  $V_{DD}/(54.9k$  + RTHX) where RTHX > 30k

 $I_{\text{THRM}(\text{ON})_{\text{NORMAL}}} = \frac{1/8 \cdot V_{\text{DD}}}{(54.9\text{k} + \text{RTHX})}$  $+ \frac{1}{16} \cdot V_{\text{DD}} / (1.13\text{k} + \text{RTHX})$ 

 $I_{THRM(ON)\_HOT}^* = 1/8 \cdot V_{DD}/(54.9k + RTHX)$ + 1/8 \cdot V\_{DD}/(1.13k + RTHX) where RTHX < 3k \*= includes underrange

b2) I<sub>THRM(OFF)</sub> when DC is off, the thermistor monitoring rate is reduced to every 250ms or less.

 $I_{THRM(OFF)\_OVERRANGE}$  = 1/50 •  $V_{DD}/(54.9k$  + RTHX) where RTHX > 100K

$$\begin{split} I_{THRM(OFF)\_COLD} &= 1/50 \bullet V_{DD}/(54.9k + RTHX) \\ &+ 1/1000 \bullet V_{DD}/(54.9k + RTHX) \\ where RTHX > 30K \end{split}$$

$$\begin{split} &I_{\text{THRM}(\text{OFF})_\text{NORMAL}} = 1/50 \bullet V_{\text{DD}}/(54.9\text{k} + \text{RTHX}) + \\ &1/500 \bullet V_{\text{DD}}/(54.9\text{k} + \text{RTHX}) + 1/1000 \bullet V_{\text{DD}}/(1.13\text{k} + \text{RTHX}) \end{split}$$

$$\begin{split} I_{THRM(0FF)\_HOT}^* &= 1/50 \bullet V_{DD}/(54.9k+RTHX) + \\ 1/500 \bullet V_{DD}/(54.9k+RTHX) + 1/500 \bullet V_{DD}/(1.13k+RTHX) \\ Where RTHX < 3k \\ * \ includes \ underrange \end{split}$$

c) I<sub>ACCEL</sub> is the current used by the SMBus accelerators. This directly depends on the SMBus frequency, duty cycle of messages sent on the SMBus and how long it takes to drive the SMBus to V<sub>DD</sub>.

 $I_{ACCEL} = I_{PULL-UP} \bullet 2 \bullet SMBus Frequency \bullet$ Message Duty Cycle  $\bullet V_{DD}/2.25V \bullet Rise Time$ 

### **Complete Examples**

1) Battery thermistor =  $400\Omega$ , V<sub>DD</sub> = 5.0V

Battery mode (DC is off), SMBus activity is 10kHz and a 2% SMBus duty cycle, which represents a suspended or sleep condition of a notebook.

 $I_{TOTAL} = I_{RUN} + I_{THRM(OFF)} + I_{ACCEL} = 121.9 \mu A$ + 5.26 \mu A + 2.44 \mu A = 130 \mu A

Battery mode and a 10% SMBus duty cycle, which represents an active notebook at idle.

 $I_{TOTAL} = I_{RUN} + I_{THRM(OFF)} + I_{ACCEL} = 189.5 \mu A$ + 5.26 $\mu$ A + 12.2 $\mu$ A = 207 $\mu$ A

DCIN = ON and a 20% SMBus duty cycle which represents an active notebook charging.

 $I_{TOTAL} = I_{RUN} + I_{THRM(ON)} + I_{ACCEL} = 274 \mu A$ + 215.6 $\mu$ A + 24.4 $\mu$ A = 514 $\mu$ A

2) Battery thermistor =  $10k\Omega$ ,  $V_{DD} = 5.0V$ 

Battery mode (DC is off), SMBus activity is 10kHz and a 2% SMBus duty cycle:

 $I_{TOTAL} = I_{RUN} + I_{THRM(OFF)} + I_{ACCEL} = 121.9 \mu A$  $+ 2.14 \mu A + 2.44 \mu A = 126 \mu A$ 

Battery mode and a 10% SMBus duty cycle:

 $I_{TOTAL} = I_{RUN} + I_{THRM(OFF)} + I_{ACCEL} = 189.5 \mu A$ + 2.14 $\mu$ A + 12.2 $\mu$ A = 204 $\mu$ A

DCIN = ON and a 20% SMBus duty cycle:

 $I_{TOTAL} = I_{RUN} + I_{THRM(OFF)} + I_{ACCEL} = 274 \mu A$ + 37.7 $\mu$ A + 24.4 $\mu$ A = 336 $\mu$ A



#### Soft-Start and Undervoltage Lockout

The LTC4100 is soft-started by the 0.12 $\mu$ F capacitor on the I<sub>TH</sub> pin. On start-up, I<sub>TH</sub> pin voltage will rise quickly to 0.5V, then ramp up at a rate set by the internal 30 $\mu$ A pull-up current and the external capacitor. Battery charging current starts ramping up when I<sub>TH</sub> voltage reaches 0.8V and full current is achieved with I<sub>TH</sub> at 2V. With a 0.12 $\mu$ F capacitor, time to reach full charge current is about 2ms and it is assumed that input voltage to the charger will reach full value in less than 2ms. The capacitor can be increased up to 1 $\mu$ F if longer input start-up times are needed.

In any switching regulator, conventional timer-based soft-starting can be defeated if the input voltage rises much slower than the time out period. This happens because the switching regulators in the battery charger and the computer power supply are typically supplying a fixed amount of power to the load. If input voltage comes up slowly compared to the soft-start time, the regulators will try to deliver full power to the load when the input voltage is still well below its final value. If the adapter is current limited, it cannot deliver full power at reduced output voltages and the possibility exists for a quasi "latch" state where the adapter output stays in a current limited state at reduced output voltage. For instance, if maximum charger plus computer load power is 30W, a 15V adapter might be current limited at 2.5A. If adapter voltage is less than (30W/2.5A = 12V) when full power is drawn, the adapter voltage will be pulled down by the constant 30W load until it reaches a lower stable state where the switching regulators can no longer supply full load. This situation can be prevented by utilizing the DCDIV resistor divider. set higher than the minimum adapter voltage where full power can be achieved.

#### **Input and Output Capacitors**

We recommend the use of high capacity low ESR/ESL X5R type ceramic capacitors. Alternative capacitors include OSCON or POSCAP type capacitors. Aluminum electrolytic capacitors are not recommended for poor ESR and ESL reasons. Solid tantalum low ESR capacitors are acceptable, but caution must be used when tantalum capacitors are used for input or output bypass. High input surge currents can be created when the power adapter is

hot-plugged into the charger or when a battery is connected to the charger. Use only "surge robust" low ESR tantalums. Regardless of which type of capacitor you use, after voltage selection, the most important thing to meet is the ripple current requirements followed by the capacitance value. By the time you solve the ripple current requirements, the minimum capacitance value is often met by default. The following equation shows the minimum  $C_{OUT}$  (±20% tolerance) capacitance values for stability when used with the compensation shown in the typical application on the back page.

 $C_{OUT(MIN)} = 200/L1$ 

The use of aluminum electrolytic for C1, located at the AC adapter input terminal, is helpful in reducing ringing during the hot-plug event. Refer to Application Note 88 for more information.

In the 4A lithium battery charger (typical application on back page), the input capacitor (C2) is assumed to absorb all input switching ripple current in the converter, so it must have adequate ripple current rating. Worst-case RMS ripple current will be equal to one half of output charging current. C2 is recommended to be equal to or greater than C4 (output capacitor) in capacitance value.

The output capacitor (C4) is also assumed to absorb output switching current ripple. The general formula for capacitor current is:

$$I_{RMS} = \frac{0.29(V_{BAT}) \bullet \left(1 - \frac{V_{BAT}}{V_{DCIN}}\right)}{L1 \bullet f}$$

For example,  $V_{DCIN}$  = 19V,  $V_{BAT}$  = 12.6V, L1 = 10 $\mu H,$  and f = 300kHz,  $I_{RMS}$  = 0.41A.

EMI considerations usually make it desirable to minimize ripple current in the battery leads, and beads or inductors may be added to increase battery impedance at the 300kHz switching frequency. Switching ripple current splits between the battery and the output capacitor depending on the ESR of the output capacitor and the battery impedance. If the ESR of C3 is  $0.2\Omega$  and the battery impedance is raised to  $4\Omega$  with a bead or inductor, only 5% of the current ripple will flow in the battery.



#### Protecting SMBus Inputs

The SMBus inputs, SCL and SDA, are exposed to uncontrolled transient signals whenever a battery is connected to the system. If the battery contains a static charge, the SMBus inputs are subjected to transients which can cause damage after repeated exposure. Also, if the battery's positive terminal makes contact to the connector before the negative terminal, the SMBus inputs can be forced below ground with the full battery potential, causing a potential for latch-up in any of the devices connected to the SMBus inputs. Therefore it is good design practice to protect the SMBus inputs as shown in Figure 10.

#### SafetySignal (Thermistor) Value

The SafetySignal (typical application on back page), is a multifunction signal the communicates three pieces of information in order of importance:

- 1) Presence of the Smart Battery
- The maximum time duration of the wake-up charge allowed.
- 3) An optional and redundant temperature measurement system.

The value of the resistance to ground communicates all this information. The resistance ranges and what it does is covered by the SBS Smart Battery Charger standard in Section 6. Basically if you have a battery chemistry, such as Li-ion, that cannot safely withstand an infinite duration wake-up charge, the SafetySignal resistance value needs to be less than  $425\Omega$ . The popular value to use is a fixed  $300\Omega$  resistor. Otherwise the resistance value is 10k which is normally expected to be done using a 10k NTC resistor.





Figure 10. Recommended SMBus Transient Protection








Figure 12. Kelvin Sensing of Charging Current



#### **PCB Layout Considerations**

For maximum efficiency, the switch node rise and fall times should be minimized. To prevent magnetic and electrical field radiation and high frequency resonant problems, proper layout of the components connected to the IC is essential. (See Figure 11.) Here is a PCB layout priority list for proper layout. Layout the PCB using this specific order.

- Input capacitors need to be placed as close as possible to switching FET's supply and ground connections. Shortest copper trace connections possible. These parts must be on the same layer of copper. Vias must not be used to make this connection.
- The control IC needs to be close to the switching FET's gate terminals. Keep the gate drive signals short for a clean FET drive. This includes IC supply pins that connect to the switching FET source pins. The IC can be placed on the opposite side of the PCB relative to above.
- 3. Place inductor input as close as possible to switching FET's output connection. Minimize the surface area of this trace. Make the trace width the minimum amount needed to support current—no copper fills or pours. Avoid running the connection using multiple layers in parallel. Minimize capacitance from this node to any other trace or plane.

- 4. Place the output current sense resistor right next to the inductor output but oriented such that the IC's current sense feedback traces going to resistor are not long. The feedback traces need to be routed together as a single pair on the same layer at any given time with smallest trace spacing possible. Locate any filter component on these traces next to the IC and not at the sense resistor location.
- 5. Place output capacitors next to the sense resistor output and ground.
- 6. Output capacitor ground connections need to feed into same copper that connects to the input capacitor ground before tying back into system ground.

#### Interfacing with a Selector

The LTC4100 is designed to be used with a true analog multiplexer for the SafetySignal sensing path. Some selector ICs from various manufacturers may not implement this. Consult LTC applications department for more information.


#### **Electronic Loads**

The LTC4100 is designed to work with a real battery. Electronic loads will create instability within the LTC4100 preventing accurate programming currents and voltages. Consult LTC applications department for more information.



### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



G Package 24-Lead Plastic SSOP (5.3mm) (Reference LTC DWG # 05-08-1640)



### **REVISION HISTORY** (Revision history begins at Rev B)

REV	DATE	DESCRIPTION	PAGE NUMBER
В	10/09	Add Table to Typical Application	1
		Text Added to Pin Functions	8
		Text Changes to Operation Section	11, 12, 15
		Changes to Table 1	13
		Added 'Calculating V <sub>DD</sub> Current' Section	23
		Updated 'Input and Output Capacitors' Section	25
		Added 'SafetySignal (Thermistor) Value' Section	26
		Changes to Typical Application	29
С	02/14	SafetySignal Trip conditions: changed the value of $R_{THB}$ from 54.9 $\Omega$ to 54.9 $k\Omega$	4



