

FEATURES

- 400MHz Bandwidth on $\pm 5V$ (A_V = 1)
- **350MHz Bandwidth on \pm5V (A_V = 2, -1)**
- 0.1dB Gain Flatness: 100MHz ($A_V = 1$, 2 and -1)
- High Slew Rate: 800V/µs
- Wide Supply Range: ±2V(4V) to ±6V(12V)
- 80mA Output Current
- Low Supply Current: 4.6mA/Amplifier
- LT1395: SO-8, TSOT23-5 and TSOT23-6 Packages LT1396: SO-8, MSOP and Tiny 3mm × 3mm × 0.75mm DFN-8 Packages LT1397: SO-14, SSOP-16 and Tiny 4mm × 3mm × 0.75mm DFN-14 Packages
- Low Profile (1mm) ThinSOT[™] Package

APPLICATIONS

- Cable Drivers
- Video Amplifiers
- MUX Amplifiers
- High Speed Portable Equipment
- IF Amplifiers

Single/Dual/Quad 400MHz Current Feedback Amplifier **DESCRIPTION**


The LT $^{\otimes}$ 1395/LT1396/LT1397 are single/dual/quad 400MHz current feedback amplifiers with an 800V/µs slew rate and the ability to drive up to 80mA of output current.

The LT1395/LT1396/LT1397 operate on all supplies from a single 4V to \pm 6V. At \pm 5V, they draw 4.6mA of supply current per amplifier. The LT1395CS6 also adds a shutdown pin. When disabled, the LT1395CS6 draws virtually zero supply current and its output becomes high impedance. The LT1395CS6 will turn on in only 30ns and turn off in 40ns, making it ideal in spread spectrum and portable equipment applications.


For space limited applications, the LT1395 is available in TSOT-23 packages, the LT1396 is available in a tiny 3mm \times 3mm \times 0.75mm dual fine pitch leadless DFN package, and the LT1397 is available in a tiny 4mm \times 3mm \times 0.75mm DFN package.

The LT1395/LT1396/LT1397 are manufactured on Linear Technology's proprietary complementary bipolar process. They have standard single/dual/quad pinouts and they are optimized for use on supply voltages of ±5V.

Δ, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.



TYPICAL APPLICATION



Loop-Through Amplifier




ABSOLUTE MAXIMUM RATINGS (Note 1)

Total Supply Voltage (V ⁺ to V ⁻)	12.6V
Input Current (Note 2)	±10mA
Output Current	±100mA
Differential Input Voltage (Note 2)	±5V
Output Short-Circuit Duration (Note 3)	Continuous
Operating Temperature Range (Note 4)	
LT1395C/LT1396C/LT1397C	–40°C to 85°C
LT1397H	–40°C to 125°C


Specified Temperature Range (Note 5)	
LT1395C/LT1396C/LT1397C	0°C to 70°C
LT1397H	. –40°C to 125°C
Storage Temperature Range	. –65°C to 150°C
Storage Temperature Range	
(DD Package)	. –65°C to 125°C
Junction Temperature (Note 6)	150°C
Junction Temperature (DD Package) (N	ote 6) 125°C
Lead Temperature (Soldering, 10 sec).	300°C

PIN CONFIGURATION





PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH TAPE AND REEL		PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LT1396CDD#PBF	LT1396CDD#TRPBF	LABD	8-Lead (3mm × 3mm) Plastic DFN	0°C to 70°C
LT1397CDE#PBF	LT1397CDE#TRPBF	1397	14-Lead (4mm \times 3mm) Plastic DFN	0°C to 70°C
LT1397HDE#PBF	LT1397HDE#TRPBF	1397	14-Lead (4mm \times 3mm) Plastic DFN	-40°C to 125°C
LT1397CGN#PBF	LT1397CGN#TRPBF	1397	16-Lead Plastic SSOP	0°C to 70°C
LT1396CMS8#PBF	LT1396CMS8#TRPBF	LTDY	8-Lead Plastic MSOP	0°C to 70°C
LT1397CS#PBF	LT1397CS#TRPBF	1397CS	14-Lead Plastic SO	0°C to 70°C
LT1395CS5#PBF	LT1395CS5#TRPBF	LTMA	5-Lead Plastic TSOT-23	0°C to 70°C
LT1395CS6#PBF	LT1395CS6#TRPBF	LTMF	6-Lead Plastic TSOT-23	0°C to 70°C
LT1395CS8#PBF	LT1395CS8#T RPBF	1395	8-Lead Plastic SO	0°C to 70°C
LT1396CS8#PBF	LT1396CS8#TRPBF	1396	8-Lead Plastic SO	0°C to 70°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LT1396CDD	LT1396CDD#TR	LABD	8-Lead (3mm × 3mm) Plastic DFN	0°C to 70°C
LT1397CDE	LT1397CDE#TR	1397	14-Lead (4mm \times 3mm) Plastic DFN	0°C to 70°C
LT1397HDE	LT1397HDE#TR	1397	14-Lead (4mm \times 3mm) Plastic DFN	-40°C to 125°C
LT1397CGN	LT1397CGN#TR	1397	16-Lead Plastic SSOP	0°C to 70°C
LT1396CMS8	LT1396CMS8#TR	LTDY	8-Lead Plastic MSOP	0°C to 70°C
LT1397CS	LT1397CS#TR	1397CS	14-Lead Plastic SO	0°C to 70°C
LT1395CS5	LT1395CS5#TR	LTMA	5-Lead Plastic TSOT-23	0°C to 70°C
LT1395CS6	LT1395CS6#TR	LTMF	6-Lead Plastic TSOT-23	0°C to 70°C
LT1395CS6 LT1395CS8	LT1395CS6#TR LT1395CS8#TR	LTMF 1395	6-Lead Plastic TSOT-23 8-Lead Plastic SO	0°C to 70°C 0°C to 70°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on nonstandard lead based finish parts. *Temperature grades are identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the specified operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. For each amplifier: $V_{CM} = 0V$, $V_S = \pm 5V$, $\overline{EN} = 0.5V$, pulse tested, unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{OS}	Input Offset Voltage		•		1	±10 ±12	mV mV
$\Delta V_{0S}/\Delta T$	Input Offset Voltage Drift		•		15		μV/°C
I _{IN} +	Noninverting Input Current		•		10	±25 ±30	μΑ μΑ
I _{IN} ⁻	Inverting Input Current		•		10	±50 ±60	μΑ μΑ
e _n	Input Noise Voltage Density	f = 1kHz, R_F = 1k, R_G = 10 Ω , R_S = 0 Ω			4.5		nV/√Hz
+i _n	Noninverting Input Noise Current Density	f = 1kHz			6		pA/√Hz
-i _n	Inverting Input Noise Current Density	f = 1kHz			25		pA/√Hz
R _{IN}	Input Resistance	$V_{IN} = \pm 3.5 V$	•	0.3	1		MΩ
CIN	Input Capacitance				2.0		pF
V _{INH}	Input Voltage Range, High	$ \begin{array}{l} V_S=\pm 5V\\ V_S=5V, 0V \end{array} $	•	3.5	4.0 4.0		V V
V _{INL}	Input Voltage Range, Low	$V_{S} = \pm 5V$ $V_{S} = 5V, 0V$	•		-4.0 1.0	-3.5	V V
V _{OUTH}	Output Voltage Swing, High	$V_{S} = \pm 5V$ $V_{S} = \pm 5V$ $V_{S} = 5V, 0V$	•	3.9 3.7	4.2 4.2		V V V
V _{OUTL}	Output Voltage Swing, Low	$ \begin{array}{l} V_S=\pm 5V\\ V_S=\pm 5V\\ V_S=5V, 0V \end{array} $	•		-4.2 0.8	-3.9 -3.7	V V V
V _{OUTH}	Output Voltage Swing, High		•	3.4 3.2	3.6 3.6		V V V
V _{OUTL}	Output Voltage Swing, Low	$ \begin{array}{l} V_{S} = \pm 5 \text{V}, \ \text{R}_{L} = 150 \Omega \\ V_{S} = \pm 5 \text{V}, \ \text{R}_{L} = 150 \Omega \\ V_{S} = 5 \text{V}, \ 0 \text{V}; \ \text{R}_{L} = 150 \Omega \end{array} $	•		-3.6 0.6	-3.4 -3.2	V V V
CMRR	Common Mode Rejection Ratio	$V_{CM} = \pm 3.5 V$	•	42	52		dB
-I _{CMRR}	Inverting Input Current Common Mode Rejection	$\begin{array}{l} V_{CM}=\pm 3.5V\\ V_{CM}=\pm 3.5V \end{array}$	•		10	16 22	μΑ/V μΑ/V
PSRR	Power Supply Rejection Ratio	$V_{\rm S} = \pm 2V$ to $\pm 5V$	•	56	70		dB
+I _{PSRR}	Noninverting Input Current Power Supply Rejection	$V_{S} = \pm 2V$ to $\pm 5V$	•		1	2 3	μΑ/V μΑ/V
-I _{PSRR}	Inverting Input Current Power Supply Rejection	$V_{\rm S} = \pm 2V$ to $\pm 5V$	•		2	7	μA/V
A _V	Large-Signal Voltage Gain	$V_{OUT} = \pm 2V$, $R_L = 150\Omega$		50	65		dB
R _{OL}	Transimpedance, $\Delta V_{OUT} / \Delta I_{IN}^{-}$	$V_{OUT} = \pm 2V$, $R_L = 150\Omega$		40	100		kΩ
I _{OUT}	Maximum Output Current	$R_L = 0\Omega$	•	80			mA
I _S	Supply Current per Amplifier	V _{OUT} = 0V	•		4.6	6.5	mA
	Disable Supply Current	$\overline{\text{EN}}$ Pin Voltage = 4.5V, R _L = 150 Ω (LT1395CS6 only)	•		0.1	100	μA
IEN	Enable Pin Current	(LT1395CS6 only)	•		30	110 200	μΑ μΑ
SR	Slew Rate (Note 7)	$A_V = -1, R_L = 150\Omega$		500	800		V/µs



ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the specified operating temperature range, otherwise specifications are at T_A = 25°C. For each amplifier: V_{CM} = 0V, V_S = ±5V, pulse tested, unless otherwise noted. (Note 5)

SYMBOL PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNITS	
t _{ON}	Turn-On Delay Time (Note 9)	$R_F = R_G = 255\Omega, R_L = 100\Omega, (LT1395CS6 only)$		30	75	ns	
t _{OFF}	Turn-Off Delay Time (Note 9)	$R_F = R_G = 255\Omega, R_L = 100\Omega, (LT1395CS6 only)$		40	100	ns	
–3dB BW	–3dB Bandwidth	$ \begin{array}{l} A_V = 1, R_F = 374\Omega, R_L = 100\Omega \\ A_V = 2, R_F = R_G = 255\Omega, R_L = 100\Omega \end{array} $		400 350		MHz MHz	
0.1dB BW	0.1dB Bandwidth			100 100		MHz MHz	
t _r , t _f	Small-Signal Rise and Fall Time	$R_{F} = R_{G} = 255\Omega, R_{L} = 100\Omega, V_{OUT} = 1V_{P-P}$		1.3		ns	
t _{PD}	Propagation Delay	$R_{F} = R_{G} = 255\Omega, R_{L} = 100\Omega, V_{OUT} = 1V_{P-P}$		2.5		ns	
0S	Small-Signal Overshoot	$R_{F} = R_{G} = 255\Omega, R_{L} = 100\Omega, V_{OUT} = 1V_{P-P}$		10		%	
t _S	Settling Time	$0.1\%, A_V = -1, R_F = R_G = 280\Omega, R_L = 150\Omega$		25		ns	
dG	Differential Gain (Note 8)	$R_{F} = R_{G} = 255\Omega, R_{L} = 150\Omega$		0.02		%	
dP	Differential Phase (Note 8)	$R_F = R_G = 255\Omega, R_L = 150\Omega$		0.04		DEG	

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: This parameter is guaranteed to meet specified performance through design and characterization. It has not been tested.

Note 3: A heat sink may be required depending on the power supply voltage and how many amplifiers have their outputs short circuited. The θ_{JA} specified for the DD package is with minimal PCB heat spreading metal. Using expanded metal area on all layers of a board reduces this value.

Note 4: The LT1395C/LT1396C/LT1397C are guaranteed functional over the operating temperature range of -40°C to 85°C. The LT1397H is guaranteed functional over the operating temperature range of -40°C to 125°C.

Note 5: The LT1395C/LT1396C/LT1397C are guaranteed to meet specified performance from 0°C to 70°C. The LT1395C/LT1396C/LT1397C are designed, characterized and expected to meet specified performance from -40°C and 85°C but are not tested or QA sampled at these temperatures. The LT1397H is guaranteed to meet specified performance from -40°C to 125°C. For guaranteed I-grade parts, consult the factory.

Note 6: T_J is calculated from the ambient temperature T_A and the power dissipation P_D according to the following formula:

 $\begin{array}{l} LT1395CS5: \ T_J = T_A + (P_D \bullet 250^\circ C/W) \\ LT1396CS6: \ T_J = T_A + (P_D \bullet 230^\circ C/W) \\ LT1395CS8: \ T_J = T_A + (P_D \bullet 150^\circ C/W) \\ LT1396CS8: \ T_J = T_A + (P_D \bullet 150^\circ C/W) \\ LT1396CDD2: \ T_J = T_A + (P_D \bullet 250^\circ C/W) \\ LT1396CDD2: \ T_J = T_A + (P_D \bullet 160^\circ C/W) \\ LT1397CS14: \ T_J = T_A + (P_D \bullet 100^\circ C/W) \\ LT1397CGN16: \ T_J = T_A + (P_D \bullet 135^\circ C/W) \\ LT1397CDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DDE2: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DE3: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DE3: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DE3: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DE3: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DE3: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DE3: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DE3: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DE3: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT1397DE3: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT139: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT130: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT130: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT130: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT130: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT130: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT130: \ T_J = T_A + (P_D \bullet 43^\circ C/W) \\ LT130:$

Note 7: Slew rate is measured at ±2V on a ±3V output signal.

Note 8: Differential gain and phase are measured using a Tektronix TSG120YC/NTSC signal generator and a Tektronix 1780R Video Measurement Set. The resolution of this equipment is 0.1% and 0.1°. Ten identical amplifier stages were cascaded giving an effective resolution of 0.01% and 0.01°.


Note 9: For LT1395CS6, turn-on delay time (t_{ON}) is measured from control input to appearance of 1V(50%) at the output, for V_{IN} = 1V and A_V = 2. Likewise, turn-off delay time (t_{OFF}) is measured from control input to appearance of 1V(50%) on the output for V_{IN} = 1V and A_V = 2. This specification is guaranteed by design and characterization.




TYPICAL AC PERFORMANCE


V _S (V)	Av	R _L (Ω)	R _F (Ω)	R _G (Ω)	SMALL SIGNAL –3dB BW (MHz)	SMALL SIGNAL 0.1dB BW (MHz)	SMALL SIGNAL PEAKING (dB)
±5	1	100	374	-	400	100	0.1
±5	2	100	255	255	350	100	0.1
±5	-1	100	280	280	350	100	0.1
±5	3	500	221	110	300	100	0.1
±5	5	500	100	24.9	210	50	0.0
±5	10	500	90.9	10	65	10	0.0
±5	10	500	90.9	10Ω 100pF	100	50	0.1


TYPICAL PERFORMANCE CHARACTERISTICS






Closed-Loop Gain vs Frequency $(A_V = 2)$








Closed-Loop Gain vs Frequency $(A_V = -1)$



Large-Signal Transient Response $(A_V = -1)$





 $R_L = 100\Omega$




6


TYPICAL PERFORMANCE CHARACTERISTICS









LT1395CS6 Output Impedance (Disabled) vs Frequency








 $R_F = R_G = 255\Omega$ $R_L = 50\Omega$ $A_V = +2$


100

Output Impedance vs Frequency




1395/6/7 G11


Maximum Capacitive Load vs Feedback Resistor



Capacitive Load vs Output Series Resistor




Supply Current vs Supply Voltage







TYPICAL PERFORMANCE CHARACTERISTICS











PIN FUNCTIONS

LT1395CS5

OUT (Pin 1): Output.
V⁻ (Pin 2): Negative Supply Voltage, Usually –5V.
+IN (Pin 3): Noninverting Input.
-IN (Pin 4): Inverting Input.
V⁺ (Pin 5): Positive Supply Voltage, Usually 5V.

LT1395CS6

OUT (Pin 1): Output.
V⁻ (Pin 2): Negative Supply Voltage, Usually –5V.
+ IN (Pin 3): Noninverting Input.
- IN (Pin 4): Inverting Input.
EN (Pin 5): Enable Pin. Logic low to enable.
V⁺ (Pin 6): Positive Supply Voltage, Usually 5V.

LT1395CS8

NC (Pin 1): No Connection.
-IN (Pin 2): Inverting Input.
+IN (Pin 3): Noninverting Input.
V⁻ (Pin 4): Negative Supply Voltage, Usually –5V.
NC (Pin 5): No Connection.
OUT (Pin 6): Output.
V+ (Pin 7): Positive Supply Voltage, Usually 5V.
NC (Pin 8): No Connection.

LT1396CMS8, LT1396CS8, LT1396CDD

OUT A (Pin 1): A Channel Output.
-IN A (Pin 2): Inverting Input of A Channel Amplifier.
+IN A (Pin 3): Noninverting Input of A Channel Amplifier.
V⁻ (Pin 4): Negative Supply Voltage, Usually –5V.
+IN B (Pin 5): Noninverting Input of B Channel Amplifier.
-IN B (Pin 6): Inverting Input of B Channel Amplifier.
OUT B (Pin 7): B Channel Output.

V⁺ (Pin 8): Positive Supply Voltage, Usually 5V.

LT1397CS, LT1397CDE, LT1397HDE

OUT A (Pin 1): A Channel Output.
-IN A (Pin 2): Inverting Input of A Channel Amplifier.
+IN A (Pin 3): Noninverting Input of A Channel Amplifier.
V* (Pin 4): Positive Supply Voltage, Usually 5V.
+IN B (Pin 5): Noninverting Input of B Channel Amplifier.
-IN B (Pin 6): Inverting Input of B Channel Amplifier.
OUT B (Pin 7): B Channel Output.
OUT C (Pin 8): C Channel Output.
-IN C (Pin 9): Inverting Input of C Channel Amplifier.
+IN C (Pin 10): Noninverting Input of C Channel Amplifier.
V⁻ (Pin 11): Negative Supply Voltage, Usually –5V.
+IN D (Pin 12): Noninverting Input of D Channel Amplifier.
OUT D (Pin 14): D Channel Output.

LT1397CGN

OUT A (Pin 1): A Channel Output.

- -IN A (Pin 2): Inverting Input of A Channel Amplifier.
- + IN A (Pin 3): Noninverting Input of A Channel Amplifier.
- V⁺ (Pin 4): Positive Supply Voltage, Usually 5V.
- + IN B (Pin 5): Noninverting Input of B Channel Amplifier.
- -IN B (Pin 6): Inverting Input of B Channel Amplifier.
- OUT B (Pin 7): B Channel Output.

NC (Pin 8): No Connection.

NC (Pin 9): No Connection.

OUT C (Pin 10): C Channel Output.

-IN C (Pin 11): Inverting Input of C Channel Amplifier.

+IN C (Pin 12): Noninverting Input of C Channel Amplifier.

V⁻ (Pin 13): Negative Supply Voltage, Usually –5V.

+IN D (Pin 14): Noninverting Input of D Channel Amplifier.

-IN D (Pin 15): Inverting Input of D Channel Amplifier.

OUT D (Pin 16): D Channel Output.



APPLICATIONS INFORMATION

Feedback Resistor Selection

The small-signal bandwidth of the LT1395/LT1396/LT1397 is set by the external feedback resistors and the internal junction capacitors. As a result, the bandwidth is a function of the supply voltage, the value of the feedback resistor, the closed-loop gain and the load resistor. The LT1395/LT1396/LT1397 have been optimized for \pm 5V supply operation and have a –3dB bandwidth of 400MHz at a gain of 1 and 350MHz at a gain of 2. Please refer to the resistor selection guide in the Typical AC Performance table.

Capacitance on the Inverting Input

Current feedback amplifiers require resistive feedback from the output to the inverting input for stable operation. Take care to minimize the stray capacitance between the output and the inverting input. Capacitance on the inverting input to ground will cause peaking in the frequency response (and overshoot in the transient response).

Capacitive Loads

The LT1395/LT1396/LT1397 can drive many capacitive loads directly when the proper value of feedback resistor is used. The required value for the feedback resistor will increase as load capacitance increases and as closed-loop gain decreases. Alternatively, a small resistor (5 Ω to 35 Ω) can be put in series with the output to isolate the capacitive load from the amplifier output. This has the advantage that the amplifier bandwidth is only reduced when the capacitive load is present. The disadvantage is that the gain is a function of the load resistance. See the Typical Performance Characteristics curves.

Power Supplies

The LT1395/LT1396/LT1397 will operate from single or split supplies from $\pm 2V$ (4V total) to $\pm 6V$ (12V total). It is not necessary to use equal value split supplies, however the offset voltage and inverting input bias current will change. The offset voltage changes about 2.5mV per volt of supply mismatch. The inverting bias current will typically change about 10µA per volt of supply mismatch.


Slew Rate

Unlike a traditional voltage feedback op amp, the slew rate of a current feedback amplifier is not independent of the amplifier gain configuration. In a current feedback amplifier, both the input stage and the output stage have slew rate limitations. In the inverting mode, and for gains of 2 or more in the noninverting mode, the signal amplitude between the input pins is small and the overall slew rate is that of the output stage. For gains less than 2 in the noninverting mode, the overall slew rate is limited by the input stage.

The input slew rate of the LT1395/LT1396/LT1397 is approximately 600V/µs and is set by internal currents and capacitances. The output slew rate is set by the value of the feedback resistor and internal capacitance. At a gain of 2 with 255Ω feedback and gain resistors and ±5V supplies, the output slew rate is typically 800V/µs. Larger feedback resistors will reduce the slew rate as will lower supply voltages.

Enable/Disable

The LT1395CS6 has a unique high impedance, zero supply current mode which is controlled by the \overline{EN} pin. The LT1395CS6 is designed to operate with CMOS logic; it draws virtually zero current when the \overline{EN} pin is high. To activate the amplifier, its \overline{EN} pin is normally pulled to a logic low. However, supply current will vary as the voltage between the V⁺ supply and \overline{EN} is varied. As seen in Figure 1, +I_S does vary with (V⁺ – V_{\overline{EN}}), particularly when the voltage difference is less than 3V. For normal





APPLICATIONS INFORMATION





Figure 2. Amplifier Enable Time, $A_V = 2$



operation, it is important to keep the \overline{EN} pin at least 3V below the V⁺ supply. If a V⁺ of less than 3V is desired, and the amplifier will remain enabled at all times, then the \overline{EN} pin should be tied to the V⁻ supply. The enable pin current is approximately 30µA when activated. If using CMOS open-drain logic, an external 1k pull-up resistor is recommended to ensure that the LT1395CS6 remains disabled in spite of any CMOS drain leakage currents.

The enable/disable times are very fast when driven from standard 5V CMOS logic. The LT1395CS6 enables in about 30ns (50% point to 50% point) while operating on \pm 5V supplies (Figure 2). Likewise, the disable time is approximately 40ns (50% point to 50% point) (Figure 3).

Differential Input Signal Swing

To avoid any breakdown condition on the input transistors, the differential input swing must be limited to ± 5 V. In normal operation, the differential voltage between the input pins is small, so the ± 5 V limit is not an issue.

Buffered RGB to Color-Difference Matrix

An LT1397 can be used to create buffered color-difference signals from RGB inputs (Figure 4). In this application, the R input arrives via 75 Ω coax. It is routed to the non-inverting input of LT1397 amplifier A1 and to a 845 Ω resistor R8. There is also an 82.5 Ω termination resistor R11, which yields a 75 Ω input impedance at the R input when considered in parallel with R8. R8 connects to the inverting input of a second LT1397 amplifier (A2), which also sums the weighted G and B inputs to create a -0.5 • Y output. LT1397 amplifier A3 then takes the -0.5 • Y output. Amplifier A1 is configured in a noninverting gain of 2 with the bottom of the gain resistor R2 tied to the Y output. The output of amplifier A1 thus results in the color-difference output R-Y.

The B input is similar to the R input. It arrives via 75Ω coax, and is routed to the noninverting input of LT1397 amplifier A4, and to a 2320Ω resistor R10. There is also a 76.8Ω termination resistor R13, which yields a 75Ω




Figure 4. Buffered RGB to Color-Difference Matrix

APPLICATIONS INFORMATION

input impedance when considered in parallel with R10. R10 also connects to the inverting input of amplifier A2, adding the B contribution to the Y signal as discussed above. Amplifier A4 is configured in a noninverting gain of 2 configuration with the bottom of the gain resistor R4 tied to the Y output. The output of amplifier A4 thus results in the color-difference output B-Y.

The G input also arrives via 75Ω coax and adds its contribution to the Y signal via a 432Ω resistor R9, which is tied to the inverting input of amplifier A2. There is also a 90.9 Ω termination resistor R12, which yields a 75Ω termination when considered in parallel with R9. Using superposition, it is straightforward to determine the output of amplifier A2. Although inverted, it sums the R, G and B signals in the standard proportions of 0.3R, 0.59G and 0.11B that are used to create the Y signal. Amplifier A3 then inverts and amplifies the signal by 2, resulting in the Y output.

Buffered Color-Difference to RGB Matrix

An LT1395 combined with an LT1396 can be used to create buffered RGB outputs from color-difference signals (Figure 5). The R output is a back-terminated 75 Ω signal created using resistor R5 and amplifier A1 configured for a gain of +4 via resistors R3 and R4. The noninverting input of amplifier A1 is connected via 1k resistors R1 and R2 to the Y and R-Y inputs respectively, resulting in cancellation of the Y signal at the amplifier input. The remaining R signal is then amplified by A1.

The B output is also a back-terminated 75Ω signal created using resistor R16 and amplifier A3 configured for a gain of +4 via resistors R14 and R15. The noninverting input of amplifier A3 is connected via 1k resistors R12 and R13 to the Y and B-Y inputs respectively, resulting in cancellation of the Y signal at the amplifier input. The remaining B signal is then amplified by A3.

The G output is the most complicated of the three. It is a weighted sum of the Y, R-Y and B-Y inputs. The Y input is attenuated via resistors R6 and R7 such that amplifier A2's noninverting input sees 0.83Y. Using superposition, we can calculate the positive gain of A2 by assuming that

R8 and R9 are grounded. This results in a gain of 2.41 and a contribution at the output of A2 of 2Y. The R-Y input is amplified by A2 with the gain set by resistors R8 and R10, giving an amplification of -1.02. This results in a contribution at the output of A2 of 1.02Y - 1.02R. The B-Y input is amplified by A2 with the gain set by resistors R9 and R10, giving an amplification of -0.37. This results in a contribution at the output of A2 of 0.37Y - 0.37B.

If we now sum the three contributions at the output of A2, we get:

$$A2_{OUT} = 3.40Y - 1.02R - 0.37B$$

It is important to remember though that Y is a weighted sum of R, G and B such that:

If we substitute for Y at the output of A2 we then get:

$$A2_{OUT} = (1.02R - 1.02R) + 2G + (0.37B - 0.37B)$$

= 2G

The back-termination resistor R11 then halves the output of A2 resulting in the G output.






Figure 5. Buffered Color-Difference to RGB Matrix



SIMPLIFIED SCHEMATIC (each amplifier)



PACKAGE DESCRIPTION




DD Package 8-Lead Plastic DFN ($3mm \times 3mm$) (Reference LTC DWG # 05-08-1698 Rev C)

NOTE:

- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-1)
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON TOP AND BOTTOM OF PACKAGE

C LINEAR

PACKAGE DESCRIPTION




DE Package 14-Lead Plastic DFN (4mm × 3mm) (Reference LTC DWG # 05-08-1708 Rev B)


- 1. DRAWING PROPOSED TO BE MADE VARIATION OF VERSION (WGED-3) IN JEDEC PACKAGE OUTLINE MO-229
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

GN Package 16-Lead Plastic SSOP (Narrow .150 Inch) (Reference LTC DWG # 05-08-1641)







MS8 Package 8-Lead Plastic MSOP (Reference LTC DWG # 05-08-1660 Rev F)

3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.


MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX






S5 Package 5-Lead Plastic TSOT-23 (Reference LTC DWG # 05-08-1633)

4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR

5. MOLD FLASH SHALL NOT EXCEED 0.254mm

6. JEDEC PACKAGE REFERENCE IS MO-193






S6 Package 6-Lead Plastic TSOT-23 (Reference LTC DWG # 05-08-1634)


5. MOLD FLASH SHALL NOT EXCEED 0.254mm 6. JEDEC PACKAGE REFERENCE IS MO-193



PACKAGE DESCRIPTION



S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)



S Package 14-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610)

3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .006" (0.15mm)

