

## LTC3252

### Dual, Low Noise, Inductorless Step-Down DC/DC Converter

The LTC®3252 is a switched capacitor step-down DC/DC converter that produces two adjustable regulated outputs from a single 2.7V to 5.5V input. The part uses switched capacitor fractional conversion to achieve a typical efficiency increase of 50% over that of a linear regulator. No

A unique constant frequency, spread spectrum architecture provides a very low noise regulated output as well as low noise at the input. The part also has Burst Mode® operation to provide high efficiency at low output currents,

Low operating currents (60µA with both outputs enabled, 35µA with one output enabled) and low external parts count make the LTC3252 ideally suited for space-constrained battery-powered applications. The part is shortcircuit and overtemperature protected and is available in a

inductors are required.

as well as ultralow current shutdown.

tiny 4mm  $\times$  3mm 12-pin DFN package.

∡▼, LTC and LT are registered trademarks of Linear Technology Corporation.<br>Burst Mode is a registered trademark of Linear Technology Corporation.

## **DESCRIPTIO <sup>U</sup> FEATURES**

- **2.7V to 5.5V Input Voltage Range**
- **No Inductors**
- **Typical Efficiency 50% Higher than LDOs**
- **Spread Spectrum Operation**
- **Low Input and Output Noise**
- Shutdown Disconnects Load from  $V_{IN}$
- Dual Adjustable Independent Outputs (Range: 0.9V to 1.6V)
- Output Current: 250mA Each Output
- **Low Operating Current:**  $I_{IN} = 60 \mu A$  Typ (35µA with One Output Enabled)
- **Low Shutdown Current:**  $I_{IN} = 0.01 \mu A$  **Typ**<br> **Soft-Start Limits Inrush Current at Turn C**
- Soft-Start Limits Inrush Current at Turn On
- Short Circuit and Over Temperature Protected
- Available in 4mm  $\times$  3mm 12-Pin DFN Package

## **APPLICATIONS**

- Handheld Electronic Devices
- Cellular Phones
- Low Voltage Logic Supplies
- DSP Power Supplies
- 3.3V to 1.5V Conversion

## **TYPICAL APPLICATION**



#### **1.5V and 1.2V Output Voltages with Shutdown**

#### **1.5V/1.2V Efficiency vs Input Voltage**





**(Notes 1, 6)**



### **ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION**



Consult LTC Marketing for parts specified with wider operating temperature ranges.

### **ELECTRICAL CHARACTERISTICS The** ● **denotes the specifications which apply over the full operating**

**temperature range, otherwise specifications are at TA = 25**°**C. VIN = 3.6V, VOUT1 = VOUT2 = 1.5V, C1 = C2 = 1**µ**F, Cin = COUT1 = COUT2 = 4.7**µ**F (all capacitors ceramic) unless otherwise noted.**





## **ELECTRICAL CHARACTERISTICS**

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:** The LTC3252EDE is guaranteed to meet specified performance from 0°C to 70°C. Specifications over the –40°C and 85°C operating temperature range are assured by design characterization and correlation with statistical process control.

**Note 3:** Based on long-term current density limitations.

**Note 4:** Minimum operating voltage required for regulation is:

 $V_{IN}$  > 2  $\bullet$  ( $V_{OUT(MIN)}$  + R<sub>OL</sub> $\bullet$   $I_{OUT}$ )

**Note 5:** Output not in regulation;  $R_{OL} = (V_{IN}/2 - V_{OUT})/I_{OUT}$ . **Note 6:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

### **TYPICAL PERFORMANCE CHARACTERISTICS**



 $V_{IN}$  (V)

3252 G05

**FB Voltage vs Load Current**



**1.5V Output Efficiency vs Output**





 $V_{IN}$  (V)

3252 G04

# **TYPICAL PERFORMANCE CHARACTERISTICS**



### **PIN FUNCTIONS**

**FB1 (Pin 1):** Feedback Input Pin 1. An output divider should be connected from OUT1 to FB1 to program the output voltage.

**EN1 (Pin 2):** Input Enable Pin 1. When EN1 is high, OUT1 is enabled. When EN1 is low OUT1 is shut down.

**V<sub>IN</sub>** (Pin 3): Input Supply Voltage. Operating V<sub>IN</sub> may be between 2.7V and 5.5V. Bypass V<sub>IN</sub> with a  $\geq$  4.7µF (1µF min) low ESR ceramic capacitor to GND  $(C_{1N})$ .

**C1+ (Pin 4):** Flying Capacitor 1 Positive Terminal (C1).

**OUT1 (Pin 5):** Regulated Output Voltage 1. OUT1 is disconnected from  $V_{IN}$  when in shutdown. Bypass OUT1 with a low ESR ceramic capacitor to GND  $(C_{01})$ . See Output Capacitor Selection section for size requirements.

**C1– (Pin 6):** Flying Capacitor 1 Negative Terminal (C1).

**GND (Pin 7):** Ground. Connect to a ground plane for best performance.



### **PIN FUNCTIONS**

**C2– (Pin 8):** Flying Capacitor 2 Negative Terminal (C2).

**OUT2 (Pin 9):** Regulated Output Voltage 2. OUT2 is disconnected from  $\check{V}_{IN}$  when in shutdown. Bypass OUT2 with a low ESR ceramic capacitor to GND  $(C_{02})$ . See Output Capacitor Selection section for size requirements.

**C2+ (Pin 10):** Flying Capacitor 2 Positive Terminal (C2).

**EN2 (Pin 11):** Input Enable Pin 2. When EN2 is high, OUT2 is enabled. When EN2 is low OUT2 is shut down.

**FB2 (Pin 12):** Feedback Input Pin 2. An output divider should be connected from OUT2 to FB2 to program the output voltage.

### **SIMPLIFIED BLOCK DIGRAM**





The LTC3252 has two switched capacitor charge pumps to step down  $V_{IN}$  to two regulated output voltages. The two charge pumps operate 180° out of phase to reduce input ripple. Regulation is achieved by sensing each output voltage through an external resistor divider and modulating the charge pump output current based on the error signal. A 2-phase nonoverlapping clock activates the two charge pumps running them out of phase from each other. On the first phase of the clock current is transferred from  $V_{IN}$ , through the external flying capacitor 1, to OUT1 via the switches of charge pump 1. Not only is current being delivered to OUT1 on the first phase, but the flying capacitor is also being charged up. On the second phase of the clock, flying capacitor 1 is connected from OUT1 to ground, transferring the charge stored during the first phase of the clock to OUT1 via the switches of charge pump 1. Charge pump 2 operates in the same manner to supply current to OUT2, but with the phases of the clock reversed relative to charge pump 1. Using this method of switching, only half of the output current for each output is delivered from  $V_{IN}$ , thus achieving a 50% increase in efficiency over a conventional LDO. A spread spectrum oscillator, which utilizes random switching frequencies between 1MHz and 1.6MHz, sets the rate of charging and discharging of the flying capacitors. This architecture achieves extremely low output noise. Input noise is significantly reduced compared to conventional charge pumps. The outputs also have a low current burst mode to improve efficiency even at light loads.

In shutdown mode all circuitry is turned off and the LTC3252 draws only leakage current from the  $V_{IN}$  supply. Furthermore, OUT1 and OUT2 are disconnected from  $V_{\text{IN}}$ . The EN1 and EN2 pins are CMOS inputs with threshold voltages of approximately 0.8V to allow regulator control with low voltage logic levels. The LTC3252 is in shutdown when a logic low is applied to both enable pins. Since the mode pins are high impedance CMOS inputs, they should never be allowed to float. Always drive the enable pins with valid logic levels.

#### **Short-Circuit/Thermal Protection**

The LTC3252 has built-in short-circuit current limiting as well as over temperature protection. During short-circuit conditions, internal circuitry automatically limits each output to approximately 500mA of current. If fault conditions (such as shorted outputs) cause excessive self heating on chip such that the junction temperature exceeds approximately 160°C, the thermal shutdown circuitry will disable the charge pumps. The IC resumes operation once the junction temperature drops back to approximately 155°C. The LTC3252 will cycle in and out of thermal shutdown without latchup or damage until the overstress condition is removed. Long term overstress  $(I<sub>OIII1</sub>$  or  $I<sub>OIII2</sub> > 400$ mA, and/or  $T<sub>J</sub> > 125$ °C) should be avoided as it can degrade the performance or shorten the life of the part.

#### **Soft-Start**

To prevent excessive current flow at  $V_{IN}$  during start-up, the LTC3252 has built-in soft-start circuitry on each output. When an output is enabled, the soft-start circuitry increases the amount of current available from the output linearly over a period of approximately 500µs. The softstart circuitry is disabled shortly after the output achieves regulation.

### **Spread Spectrum Operation**

Switching regulators can be particularly troublesome where electromagnetic interference (EMI) is concerned. Switching regulators operate on a cycle-by-cycle basis to transfer power to an output. In most cases, the frequency of operation is either fixed or is a constant based on the output load. This method of conversion creates large components of noise at the frequency of operation (fundamental) and multiples of the operating frequency (harmonics).



Unlike conventional buck converters, the LTC3252's internal oscillator is designed to produce a clock pulse whose period is random on a cycle-by-cycle basis but fixed between 1MHz and 1.6MHz. This has the benefit of spreading the switching noise over a range of frequencies, thus significantly reducing the peak noise. Figures 1 and 2 show how the spread spectrum feature of the LTC3252 significantly reduces the peak harmonic noise and virtually elliminates harmonics compared to a conventional buck converter.

Spread spectrum operation is always enabled but is most effective when the LTC3252's outputs are out of Burst Mode operation and the oscillator is running continuously (see the Low Current Burst Mode Operation section).

#### **Low Current Burst Mode Operation**

To improve efficiency at low output currents, a Burst Mode operation function is included in the LTC3252. An output current sense is used to detect when the required output current of both outputs drop below an internally set threshold (30mA typ). When this occurs, the part shuts down the internal oscillator and goes into a low current operating state. The LTC3252 will remain in the low current operating state until either output has dropped enough to require another burst of current. The LTC3252 resumes continuous operation when the load on one or both outputs exceeds the internally set threshold. Unlike traditional charge pumps where the burst current is highly dependant on many factors (i.e., supply, switch strength, capacitor selection, etc.), the LTC3252's burst current is set by the burst threshold and hysteresis. This means that the output ripple voltage in Burst Mode operation is relatively consistent and is typically about 12mV with a 4.7µF output capacitor on a 1.5V output. The ripple voltage amplitude is a direct function of the output capacitor size. Burst Mode operation ripple voltage does increase slightly at lower output voltages due to the increase in loop gain. Users can counteract output voltage ripple increase through the use of a slightly larger output capacitor. See Recommended Output Capacitance guidelines of Figure 3.









#### **Output Capacitor Selection**

The style and value of capacitors used with the LTC3252 determine several important parameters such as regulator control loop stability, output ripple and charge pump strength.

The switching nature of the LTC3252 minimizes output noise significantly but not completely. What small ripple that exists at an output is controlled by the value of output capacitor directly. Increasing the size of the output capacitor will proportionately reduce the output ripple. The ESR (equivalent series resistance) of the output capacitor plays the dominant role in output noise. When the LTC3252 switches between clock phases there is a period where all switches are turned off. This "blanking period" shows up as a spike at the output and is a direct function of the output current times the ESR value. To reduce output noise and ripple, it is suggested that a low ESR (< $0.08\Omega$ ) ceramic capacitor be used for the output capacitor. Tantalum and aluminum capacitors are not recommended because of their high ESR.

Both the style and value of the output capacitors can significantly affect the stability of the LTC3252. As shown in the Simplified Block Diagram, the LTC3252 uses a control loop to adjust the strength of each charge pump to match the current required at the output. The error signal of each loop is stored directly on each output capacitor. Thus the output capacitors also serve to form the dominant pole in each control loop. Figure 3 is a graph of the recommended output capacitance, and minimum capaci-



**Figure 3. Output Capacitance vs Output Voltage**

tance required for good transient response (see the Ceramic Capacitor Selection Guidelines section).

Likewise excessive ESR on the output capacitor will tend to degrade the loop stability of the LTC3252. The closed loop output impedance of the LTC3252 is approximately:

$$
R_0 = 0.08\Omega \bullet \frac{V_{OUT}}{0.8V}
$$

For example, with the output programmed to 1.5V, the  $R_0$ is 0.15Ω, which produces a 38mV output change for a 250mA load current step. For stability and good load transient response it is important for the output capacitor to have  $0.1\Omega$  or less of ESR. Ceramic capacitors typically have exceptional ESR and combined with a tight board layout should yield excellent stability and load transient performance.

Further output noise reduction can be achieved by filtering the LTC3252 outputs through a very small series inductor as shown in Figure 4. A 10nH inductor will reject the fast output transients caused by the blanking period, thereby presenting a nearly constant output voltage. For economy the 10nH inductor can be fabricated on the PC board with about 1cm (0.4") of PC board trace.



**Additional Output Noise Reduction**

### **VIN Capacitor Selection**

3252f The low noise, dual phase architecture used by the LTC3252 makes input noise filtering much less demanding than conventional charge pump regulators. The LTC3252 input current will transition between  $I_{\Omega I}T_1/2$  and  $I_{\Omega I}T_2/2$  for each half cycle of the oscillator. The blanking period described in the  $V_{\text{OUT}}$  section also effects the input. For this reason it is recommended that a low ESR 4.7 $\mu$ F (1 $\mu$ F min) or greater ceramic capacitor be used for  $C_{IN}$  (see the Ceramic Capacitor Selection Guidelines section). Aluminum and tantalum capacitors can be used but are not recommended because of their high ESR.



Further input noise reduction can be achieved by filtering the input through a very small series inductor as shown in Figure 5. A 10nH inductor will reject the fast input transients caused by the blanking period, thereby presenting a nearly constant load to the input supply. For economy the 10nH inductor can be fabricated on the PC board with about 1cm (0.4") of PC board trace.



**Figure 5. 10nH Inductor Used for Additional Input Noise Reduction**

#### **Flying Capacitor Selection**

Warning: A polarized capacitor such as tantalum or aluminum should never be used for the flying capacitors since their voltages can reverse upon start-up of the LTC3252. Ceramic capacitors should always be used for the flying capacitors.

The flying capacitors control the strength of the charge pump. In order to achieve the rated output current it is necessary for the flying capacitor to have at least 0.4µF of capacitance over operating temperature with a 2V bias (see the Ceramic Capacitor Selection Guidelines). If 100mA or less of current is required from an output then its associated flying capacitor minimum can be reduced to 0.15µF.

#### **Ceramic Capacitor Selection Guidelines**

Capacitors of different materials lose their capacitance with higher temperature and voltage at different rates. For example, a ceramic capacitor made of X7R material will retain most of its capacitance from –40°C to 85°C whereas a Z5U or Y5V style capacitor will lose considerable capacitance over that range (60% to 80% loss typical). Z5U and Y5V capacitors may also have a very strong voltage coefficient causing them to lose an additional 60% or more of their capacitance when the rated voltage is applied. Therefore, when comparing different capacitors it is often more appropriate to compare the amount of achievable capacitance for a given case size rather than

discussing the specified capacitance value. For example, over rated voltage and temperature conditions, a 4.7µF, 10V, Y5V ceramic capacitor in a 0805 case may not provide any more capacitance than a 1µF, 10V, X7R available in the same 0805 case. In fact, over bias and temperature range, the 1µF, 10V, X7R will provide more capacitance than the 4.7µF, 10V, Y5V. The capacitor manufacturer's data sheet should be consulted to determine what value of capacitor is needed to ensure minimum capacitance values are met over operating temperature and bias voltage.

Below is a list of ceramic capacitor manufacturers and how to contact them:



#### **Layout Considerations**

Due to the high switching frequency and transient currents produced by the LTC3252 careful board layout is necessary for optimal performance. A true ground plane and short connections to all capacitors will improve performance and ensure proper regulation under all conditions. Figure 7 shows the suggested layout configuration. Note the exposed paddle of the package is ground (GND) and must be soldered to the PCB ground.

The flying capacitor pins  $C1^+$ ,  $C1^-$ ,  $C2^+$  and  $C2^-$  will have very high edge rate wave forms. The large dv/dt on these pins can couple energy capacitively to adjacent printed circuit board runs. Magnetic fields can also be generated if the flying capacitors are not close to the LTC3252 (i.e., the loop area is large). To decouple capacitive energy transfer, a Faraday shield may be used. This is a grounded PC trace between the sensitive node and the LTC3252 pins. For a high quality AC ground, it should be returned to a solid ground plane that extends all the way to the LTC3252. Keep the FB traces away from or shielded from the flying capacitor traces or degraded performance could result.



#### **Thermal Management**

To reduce the maximum junction temperature, a good thermal connection to the PC board is recommended. Soldering the exposed paddle of the IC to the PCB and maintaining a solid ground plane under the device on one or more layers of the PC board, the thermal resistance of the package can be as small as 40°C/W. By applying the suggested thermal management techniques the IC junction temperature should never exceed 125°C even under worst case operating conditions.

#### **Power Efficiency**

The power efficiency (η) of the LTC3252 is approximately 50% higher than a conventional linear regulator. This occurs because the input current for a 2-to-1 step-down charge pump is approximately half the output current. For an ideal 2-to-1 step-down charge pump the power efficiency is given by:

$$
\eta \equiv \frac{P_{OUT}}{P_{IN}} = \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \frac{1}{2} I_{OUT}} = \frac{2V_{OUT}}{V_{IN}}
$$

The switching losses and quiescent current of the LTC3252 are designed to minimize efficiency loss over the entire output current range, causing only a couple % error from the theoretical efficiency. For example with  $V_{IN} = 3.6V$ ,



**Figure 6. Suggested Layout for the LTC3252**

 $I<sub>OUT1</sub> = 150$ mA and OUT1 regulating at 1.5V the measured efficiency is 80.6% which is in close agreement with the theoretical 83.3% calculation.

#### **Programming the LTC3252 Output Voltages (FB1 and FB2 Pin)**

Each output of the LTC3252 is programmed to an arbitrary voltage via an external resistive divider. Figure 7 shows the required voltage divider connection. The voltage divider ratio is given by the expression:

$$
\frac{R_A}{R_B}=\frac{OUT}{0.8V}-1
$$

Typical values for total voltage divider resistance can range from several kΩs up to  $1\text{M}\Omega$ .

The user may want to consider load regulation when setting the desired output voltage. The closed loop output impedance of the LTC3252 is approximately:

$$
R_0 = 0.08\Omega \bullet \frac{OUT}{0.8V}
$$

For a 1.5V output,  $R_0$  is 0.15 $\Omega$ , which produces a 38mV output change for a 250mA load current step. Thus, the user may want to target an unloaded output voltage slightly higher than desired to compensate for the output load conditions. The output may be programmed for regulation voltages of 0.9V to 1.6V.

Since the LTC3252 employs a 2-to-1 charge pump architecture, it is not possible to achieve output voltages greater than half the available input voltage. The minimum  $V_{IN}$  supply required for regulation can be determined by the following equation:

$$
\mathsf{V}_{\mathsf{IN}}\;(\mathsf{MIN}) \leq 2\bullet (\mathsf{V}_{\mathsf{OUT}}\;(\mathsf{MIN}) + \mathsf{I}_{\mathsf{OUT}}\bullet\mathsf{R}_{\mathsf{OL}})
$$



**Figure 7. Programming the LTC3252**



### **TYPICAL APPLICATIO U**



**Li-Ion to 1.5V/1.2V Outputs**

### **PACKAGE DESCRIPTION**





Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights. 3252f