

LTC3806

### Synchronous Flyback DC/DC Controller

- **High Efficiency at Full Load**
- **Better Cross Regulation Than Nonsynchronous Converters (Multiple Outputs)**
- **Soft-Start Minimizes Inrush Current**
- Current Mode Control Provides Excellent Transient Response
- High Maximum Duty Cycle: 89% Typical
- $\blacksquare$   $\pm$ 2% Programmable Undervoltage Lockout Threshold
- $\blacksquare$   $\pm$ 1% Internal Voltage Reference
- Micropower Start-Up
- Constant Frequency Operation (Never Audible)
- $3$ mm  $\times$  4mm 12-Pin DFN Package

### **APPLICATIONS**

- 48V Telecom Supplies
- 12V/42V Automotive
- 24V Industrial
- VoIP Phone
- Power Over Ethernet

### **FEATURES DESCRIPTIO <sup>U</sup>**

The LTC® 3806 is a current mode synchronous flyback controller that drives N-channel power MOSFETs and requires very few external components. It is intended for medium power applications where multiple outputs are required. Synchronous rectification provides higher efficiency and improved output cross regulation than nonsynchronous converters.

The IC contains all the necessary control circuitry including a 250kHz oscillator, precision undervoltage lockout circuit with hysteresis, gate drivers for primary and synchronous switches, current mode control circuitry and soft-start circuitry.

Programmable soft-start reduces inrush currents. This makes it easier to design compliant Power Over Ethernet supplies.

Low start-up current reduces power dissipation in the start-up resistor and reduces the size of the external startup capacitor.

The LTC3806 is available in a 12-pin, exposed pad DFN package.

 $\sqrt{J}$ , LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.



# **TYPICAL APPLICATION**





1

# **ABSOLUTE MAXIMUM RATINGS W W W U**





# **PIN CONFIGURATION**



### **ORDER INFORMATION**



Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to:<http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to:<http://www.linear.com/tapeandreel/>

## **ELECTRICAL CHARACTERISTICS**

**The** ● **denotes specifications which apply over the full operating temperature range, otherwise specifications are TA = 25**°**C. VIN = 10V, VRUN = 1.5V, unless otherwise specified.**





### **ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes specifications which apply over the full operating

temperature range, otherwise specifications are  $T_A = 25^\circ \text{C}$ .  $V_{IN} = 10V$ ,  $V_{RUN} = 1.5V$ , unless otherwise specified.



**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3806E is guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the – 40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

**Note 3:**  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  according to the following formula:

 $T_J = T_A + (P_D \cdot 34\degree C/W)$ 

**Note 4:** The minimum operating voltage is allowed once operation begins. To begin operation,  $V_{IN}$  must be above the rising undervoltage lockout threshold with  $V<sub>RUN</sub>$  above the rising RUN input threshold.

**Note 5:** The dynamic input supply current is higher due to power MOSFET gate charging  $(Q_G \cdot f_{\text{OSC}})$ . See Applications Information.

**Note 6:** The LTC3806 is tested in a feedback loop which servos V<sub>FB</sub> to the reference voltage with the  $I<sub>TH</sub>$  pin forced to a voltage between 0V and 1.4V (the no load to full load operating voltage range for the  $I_{\text{TH}}$  pin is 0.3V to 1.23V).



# **TYPICAL PERFORMANCE CHARACTERISTICS**





# **TYPICAL PERFORMANCE CHARACTERISTICS**





### **PIN FUNCTIONS**

**RUN (Pin 1):** The RUN pin provides the user with an accurate means for sensing the input voltage and programming the start-up threshold for the converter. The falling RUN pin threshold is nominally 1.14V and the comparator has 91mV of hysteresis for noise immunity. When the RUN pin is below this input threshold, the gate drive outputs G1 and G2 are held low. The absolute maximum rating for the voltage on this pin is 7V.

**I<sub>TH</sub>** (Pin 2): Error Amplifier Compensation Pin. The current comparator input threshold increases with this control voltage. Nominal voltage range for this pin is 0V to 1.4V.

**FB (Pin 3):** Receives the feedback voltage from the external resistor divider across the main output. Nominal voltage for this pin in regulation is 1.230V.

**NC (Pins 4, 11):** Do Not Connect.

**VIN (Pin 5):** Main Supply Pin. Must be closely decoupled to ground.

**INTV<sub>CC</sub>** (Pin 6): The Internal 6.9V Regulator Output. The gate drivers and control circuits are powered from this voltage. Decouple this pin locally to the IC ground with a minimum 4.7μF low ESR ceramic capacitor.

**GND (Pins 7, 13):** Ground Pins. Exposed pad must be tied to electrical ground.

**G2 (Pin 8):** Secondary-Side Gate Driver Output. This pin drives the gates of all of the synchronous rectifiers.

**G1 (Pin 9):** Primary-Side Gate Driver Output.

**SS (Pin 10):** Soft-Start. A capacitor between this pin and ground sets the rate at which the current comparator input threshold may increase when the IC is initially enabled. Increasing the size of the capacitor slows down the ramp rate and reduces the inrush current.

**SENSE (Pin 12):** Current Sense Input for the Control Loop. Connect this pin to the current sense resistor in the source of the primary side power MOSFET. Internal leading edge blanking is provided.



3806f

### **BLOCK DIAGRAM**





7

# **OPERATION**

### **Main Control Loop**

The LTC3806 is a constant frequency, current mode flyback converter controller. A secondary-side gate driver capable of driving several MOSFET synchronous rectifiers is provided. To insure best cross regulation, DC/DC converters using this controller operate in forced continuous conduction (current is always flowing in either the primary or secondary winding(s) of the transformer.)

For circuit operation, please refer to the Block Diagram of the IC and Figure 1. In normal operation, the primary-side power MOSFET is turned on when the oscillator sets the PWM latch and is turned off when the current comparator C1 resets the latch.  $V_{\text{OUT1}}$  is divided down and compared to an internal 1.230V reference by error amplifier EA, which outputs an error signal at the  $I<sub>TH</sub>$  pin. The voltage of the  $I_{TH}$  pin sets the current comparator C1 input threshold. When the load current on either output increases, a fall in the FB voltage relative to the reference voltage causes the  $I<sub>TH</sub>$  pin to rise increasing the primary-side peak current thereby maintaining regulation. Regulation of  $V_{OUT2}$  is indirect, occurring via transformer action.

The RUN pin and undervoltage comparators control whether the IC is enabled or is in a low current state. With the RUN pin below 1.139V, the chip is off and the input supply current is typically only 50μA. If the RUN pin is above 1.230V, most internal circuitry remains off until  $V_{\text{IN}}$ exceeds the undervoltage comparator UV2 threshold. This reduces start-up current to approximately 80μA allowing smaller values for C1 and larger values for R1 to be used.

The undervoltage comparator UV1 keeps G1 and G2 low until INTV<sub>CC</sub> voltage is  $>4.7V$  to insure that gate drivers will switch the external power MOSFETs properly.

Prior to normal operation, soft-start pin SS is low clamping the output of the V-to-I converter to a low value causing current comparator C1 to trip at a low threshold. Once operation begins, the SS pin ramps up causing the clamp voltage to rise as well. This allows progressively higher trip points on comparator C1 and progressively higher peak currents to be supplied to the primary of the transformer. Soft-start is completed when the voltage on the SS pin exceeds the voltage on the  $I<sub>TH</sub>$  pin.

The nominal operating frequency of the LTC3806 is 250kHz. Since forced continuous operation is used, the noise spectrum over all operating conditions is well controlled with virtually all noise occurring at the operating frequency and its harmonics.



3806f

#### **INTV<sub>CC</sub> Regulator Bypassing and Operation**

An internal voltage regulator produces the 6.9V supply that powers the gate drivers and logic circuitry within the LTC3806. The INTV $_{\text{CC}}$  regulator can supply up to 50mA and must be bypassed to ground immediately adjacent to the IC pins with a minimum of 4.7μF ceramic capacitor. Good bypassing is necessary to supply the high transient currents required by the MOSFET gate drivers.

In an actual application, most of the IC supply current is used to drive the gate capacitances of the power MOSFETs. As a result, high input voltage applications with large power MOSFETs can cause the LTC3806 to exceed its maximum junction temperature rating. The junction temperature can be estimated using the following equations:

$$
I_{Q(TOT)} = I_Q + f \cdot Q_G
$$
  
\n
$$
P_{IC} = V_{IN} \cdot (I_Q + f \cdot Q_G)
$$
  
\n
$$
T_J = T_A + P_{IC} \cdot R_{TH(JA)}
$$

where

 $I_{\Omega}$  is the static supply current

Q<sub>G</sub> is the total gate charge of all external power MOSFETs

 $P_{IC}$  is the power dissipated in the IC

f is the switching frequency, nominally 250kHz

 $R_{TH(JA)}$  is the package thermal resistance, junction to ambient, nominally 34°C/W for the 12-pin DFN package

As an example, consider a 2-output power supply that uses an Si7450DP primary-side power MOSFET, that has a maximum total gate charge of 42nC and two Si4840DY power MOSFETs (one for each output), each of which has 28nC maximum total gate charge.

The total gate charge is:

QG = 42nC + 2 **•** 28nC = 98nC

The total supply current is:

IQ(TOT) = 2000μA + 98nC **•** 250kHz = 27mA

This demonstrates how significant the gate charge current can be when compared to static quiescent current in the IC.

If  $V_{IN}$  is set to 10V, the power dissipation is:

PIC = 10 **•** 27mA = 270mW

and the junction temperature (assuming 70 degree ambient temperature) is:

TJ = 70°C + 270mW **•** 120°C/W = 102.4°C

To prevent the maximum junction temperature from being exceeded, the input supply current must be checked when operating at high  $V_{IN}$ . If junction temperature is too high, using a separate transformer winding to lower  $V_{IN}$  may be tried. Prior to adding an additional transformer winding (which raises transformer cost), be sure to check with power MOSFET manufacturers for their newest low  $Q_G$ , low  $R_{DS(ON)}$  devices. Power MOSFET manufacturing technologies are continually improving, with newer and better performance devices being introduced almost yearly.

#### **Output Voltage Programming**

This IC will generally be used in DC/DC converters with multiple outputs. The output voltage of the master output  $(V<sub>OUT1</sub>)$  is set by a resistor divider according to the following formula:

$$
V_{\text{OUT1}} = 1.230 \text{V} \cdot \left(1 + \frac{\text{R6}}{\text{R7}}\right)
$$

The external resistor divider is connected as shown in Figure 1. The resistors R6 and R7 are typically chosen so that the error caused by the current flowing into the FB pin during normal operation is less than 1% (this translates to a maximum value of R7 of about 120k).

The nominal slave output ( $V_{OUT2}$ ) voltage is set according to the following formula:

 $V<sub>OUT2</sub> = V<sub>OUT1</sub> • N21$ 

where N21 is the turns ratio of the transformer windings between  $V_{\text{OUT}}$  and  $V_{\text{OUT}}$ .

If additional slave outputs are added their voltage is determined by the equation:

 $V<sub>OUTN</sub> = V<sub>OUT1</sub> • N<sub>N1</sub>$ 

where  $N_{N1}$  is the turns ratio of the transformer windings between  $V_{\text{OUTN}}$  and  $V_{\text{OUT1}}$ .



Cross regulation and tracking between the master and slave outputs are impacted by transformer and secondary-side power MOSFET selection. Select a power MOSFET with low on resistance. In addition, a transformer with low winding resistances and highest coupling coefficient will have better cross regulation and tracking.

#### **Composite Feedback**

In applications where accuracy is important on more than one output, composite feedback may be used. This sacrifices some of the accuracy of one output for improved accuracy on the other output(s). Figure 2 shows how composite feedback can be applied to two outputs.



**Figure 2. Composite Feedback**

Select a value for R7 less than or equal to 120k. Now choose the fraction K of the total feedback taken from  $V_{\text{OUT1}}$ . The higher the fraction used, the tighter  $V_{\text{OUT1}}$  is controlled, but the poorer  $V_{\text{OUT2}}$  is controlled (since it contributes less to the total feedback). The values for R6A and R6B can now be calculated:

$$
R6A = \frac{RT}{K} \left( \frac{V_{OUT1}}{V_{REF}} - 1 \right)
$$

$$
R6B = \frac{RT}{1-K} \left( \frac{V_{OUT2}}{V_{REF}} - 1 \right)
$$

This technique can easily be extended to more outputs if needed.

#### **Programming Turn-On and Turn-Off Thresholds with the RUN Pin**

The LTC3806 leaves a comparator detection circuit and the voltage reference active even when the device is shut down (Figure 3). This allows users to accurately program an input voltage at which the converter will turn on and off.



**Figure 3a. Programming the Turn-On and Turn-Off Thresholds Using the RUN Pin**



**Figure 3b. On/Off Control Using External Logic Figure 3c. External Pull-Up Resistor On**



**RUN Pin for "Always On" Operation**



The rising threshold voltage on the RUN pin is equal to the internal reference voltage of 1.230V. The comparator has 91mV of hysteresis to increase noise immunity.

The turn-on and turn-off input voltage thresholds are programmed using a resistor divider according to the following formulas:

$$
V_{IN(OFF)} = 1.139V \cdot \left(1 + \frac{R2}{R1}\right)
$$
  
 $V_{IN(ON)} = 1.230V \cdot \left(1 + \frac{R2}{R1}\right)$ 

The resistor R1 is typically chosen to be less than 1M. **For applications where the RUN pin is only to be used as a logic input, the user should be aware of the 7V Absolute Maximum Rating for this pin!** The RUN pin can be connected to the input voltage through an external 1M resistor, as shown in Figure 3c, for "always on" operation.

#### **Application Circuits**

A basic LTC3806 application circuit is shown in Figure 1. External component selection is driven by the characteristics of the load and the input supply.

#### **Duty Cycle Considerations**

Current and voltage stress on the power switch and synchronous rectifiers, input and output capacitor RMS currents and transformer utilization (size vs power) are impacted by duty factor. Unfortunately duty factor cannot be adjusted to simultaneously optimize all of these requirements. In general, avoid extreme duty factors since this severely impacts the current stress on most of the components. A reasonable target for duty factor is 50% at nominal input voltage. Using this rule of thumb, calculate the ideal transformer turns ratio:

$$
N_{\mathsf{IDEAL}} = \frac{V_{\mathsf{OUT1}}}{V_{\mathsf{IN}}} \cdot \left(\frac{1-D}{D}\right)
$$

For a 50% duty factor, this reduces to:

$$
N_{\text{IDEAL}} = \frac{V_{\text{OUT1}}}{V_{\text{IN}}}
$$

If  $N_{\text{IDEAL}}$  is integer, use this for your turns ratio. If not, find a ratio of small integers that comes close to  $N_{\text{IDFAI}}$ . If these conditions are met, bifilar winding techniques can be used that will improve coupling coefficient. Cross regulation will be better and primary-side snubbing may be reduced or eliminated.

The selected turns ratio doesn't have to be perfectly equal to N<sub>IDEAL</sub> because a flyback converter's output voltage is not set through transformer action. Instead, the transformer stores energy when the primary-side switch turns on and transfers this energy to the output(s) by flyback action when the primary-side switch turns off.

Cross regulation may be improved by using a target duty factor which is less than 50%. This improves cross regulation because the secondary-side MOSFETs (synchronous rectifiers) will be on a larger percentage of the time (thereby increasing the average coupling between the outputs). Duty factor is reduced by proportionately increasing all turns ratios.

Reduced duty factor has the following effect on MOSFET stresses:



The duty factor with the selected turns ratio will equal:

$$
D = \frac{V_{OUT1}}{V_{OUT1} + (N \cdot V_{IN})}
$$

While the output(s)/input turns ratio are not critical, the turns ratio **between** outputs are critical and affect the accuracy of the slave output voltages.



3806f

Some common secondary turns ratios:



For example, assume we need a regulator that operates with a nominal 48V input to produce one 3.3V output and one 5V output. The ideal turns ratio for the 3.3V (master) output is:

$$
N_{\text{IDEAL1}} = \frac{3.3}{48} = 0.06875
$$

We select a turns ratio of  $1/15$  or N1 = 0.066...

For the 5V output, the ideal turns ratio is:

$$
N_{\text{IDEAL2}} = N1 \cdot \frac{5}{3.3} = 0.1010...
$$

If we choose:

$$
N2 = \frac{1}{10}
$$

and we assume OUT1 is exact, the voltage on slave output 2 is:

$$
V_{\text{OUT2}} = 3.3 \cdot \frac{1}{10} = 3.3 \cdot 1.5 = 4.95 \text{V}
$$

This does not include any other errors, so make sure that the error in  $V_{OUT2}$  is only a fraction of what your specification allows. When dealing with large numbers of outputs trial and error is usually required to get reasonable turns ratios on all outputs while keeping the errors (due to imperfect turns ratios) low.

For the selected turns ratios, the duty factor for this design with 48V input would be:

$$
D = \frac{V_{\text{OUT1}}}{V_{\text{OUT1}} + (N \cdot V_{\text{IN}})} = \frac{3.3 V}{3.3 V + \left(\frac{48 V}{15}\right)} = 0.508
$$

#### **Input Power**

The maximum input power is:

$$
P_{IN} = \frac{\sum_{K=1}^{N} P_{OUTK}}{Eff}
$$

where  $P_{OIITK}$  is the maximum power supplied by output K and Eff represents the efficiency of the converter.

Continuing the previous example, assume OUT1 delivers 3.3V at 2A and OUT2 delivers 4.95V at 0.5A. For a conversion efficiency at maximum output power of 80%:

$$
P_{IN} = \frac{3.3V \cdot 2A + 4.95V \cdot 0.5A}{0.80} = 11.34W
$$

#### **Transformer Selection**

The transformer primary inductance,  $L_{P}$ , is selected based on the percentage peak-to-peak ripple current (X) in the transformer relative to its maximum value. In general, X should range from 20% to 40% ripple current (i.e.,  $X = 0.2$ ) to 0.4). Higher values of ripple will increase conduction losses, while lower values will require larger cores.

Ripple current and percentage ripple will be largest at minimum duty factor D, in other words at the highest input voltage.  $L_P$  can be calculated from:

$$
L_{P} = \frac{V_{IN(MAX)}^{2} \cdot D_{MIN}^{2}}{f \cdot X_{MAX} \cdot P_{IN}}
$$

where f is nominally 250kHz.

Continuing the example, allow 40% maximum ripple at a maximum input voltage of 72V:

$$
D_{MIN} = \frac{3.3V}{3.3V + \frac{72V}{15}} = 0.407
$$
  
\n
$$
L_{P} = \frac{72V^{2} \cdot 0.407^{2}}{250000Hz \cdot 0.4 \cdot 11.34W} = 757\mu H
$$



For a minimum input voltage of 36V, the largest duty factor is:

$$
D_{MAX} = \frac{3.3V}{3.3V + \frac{36V}{15}} = 0.579
$$

and the minimum percentage ripple is:

$$
X_{\text{MIN}} = \frac{V_{\text{IN}}^{2} \cdot D_{\text{MAX}}^{2}}{f \cdot L_{\text{P}} \cdot P_{\text{IN}}}
$$
  
= 
$$
\frac{36V^{2} \cdot 0.579^{2}}{250 \text{kHz} \cdot 757 \mu \text{H} \cdot 11.34 \text{W}} = 20.2\%
$$

#### **Transformer Core Selection**

Once  $L_P$  is known, the type of transformer must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite cores. Actual core loss is independent of core size for a fixed inductance, but is very dependent on the inductance selected. As inductance increases, core losses go down. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase. Generally, there is a tradeoff between core losses and copper losses that needs to be balanced. In addition, increased winding resistance will degrade cross regulation.

Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper losses and preventing saturation. Ferrite core material saturates "hard," meaning that the inductance collapses rapidly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequently, output voltage ripple. **Do not allow the core to saturate!** The maximum peak primary current occurs at minimum  $V_{IN}$ :

$$
I_{PK} = \frac{P_{IN}}{V_{IN(MIN)} \cdot D_{MAX}} \cdot \left(1 + \frac{X_{MIN}}{2}\right)
$$

#### **Current Sense Resistor Selection**

The control circuit limits the maximum voltage drop across the sense resistor to about 110mV (at low duty



cycle), and only about 70mV at a duty cycle of 92% due to slope compensation. Use Figure 4 and  $D_{MAX}$  to determine the maximum allowable drop in the sense resistor. Using this value calculate:

$$
R_{\text{SENSE}} \leq \frac{V_{\text{DROP}}}{I_{\text{PK}}}
$$
\n
$$
\sum_{\substack{\text{SLO}} \text{SUSU} \text{SUSU}
$$

**Figure 4. Maximum SENSE Threshold Voltage vs Duty Cycle**

#### **Capacitor Selection**

In a flyback converter, the input and output current flows in pulses placing severe demands on the input and output filter capacitors. The input and output filter capacitors should be selected based on RMS current ratings and ripple voltage.

Select an input capacitor with a ripple current rating greater than:

$$
I_{RMS} = \frac{P_{IN}}{V_{IN(MIN)}} \sqrt{\frac{1 - D_{MAX}}{D_{MAX}}}
$$

Continuing the example:

$$
I_{RMS} = \frac{11.34W}{36V} \sqrt{\frac{1 - 0.579}{0.579}} = 0.269A_{RMS}
$$

3806fb Low effective series resistance and inductance is also important in the input capacitor since it affects the electromagnetic interference suppression. In some instances high ESR can also produce stability problems because flyback converters exhibit a negative input resistance

characteristic. Refer to Application Note 19 for more information.

The output capacitor is sized to handle the ripple current and to insure acceptable output voltage ripple. The output capacitor should have a ripple current rating greater than:

$$
I_{RMS} = I_{OUT} \sqrt{\frac{D_{MAX}}{1 - D_{MAX}}}
$$

This should be calculated for each output. For our example, the OUT1 capacitor needs an RMS current rating greater than:

$$
I_{RMS} = 2A \sqrt{\frac{0.579}{1 - 0.579}} = 2.35 A_{RMS}
$$

The OUT2 capacitor RMS current rating is calculated in a similar manner. The capacitor rating should be greater than 586mA<sub>RMS</sub>. One final note, most capacitor manufacturers base their ripple current ratings on only 2000 hours life. This makes it advisable to further derate the capacitor or to choose a capacitor rated at a higher temperature than required.

Contributions of ESR (equivalent series resistance), ESL (equivalent series inductance) and the bulk capacitance must be considered when choosing the correct component for a given output ripple voltage. The effects of these three parameters (ESR, ESL and bulk C) on the output voltage ripple waveform are illustrated in Figure 5 for a typical flyback converter.

The capacitance calculation begins with the maximum acceptable ripple voltage (expressed as a percentage of the output voltage), and how this ripple should be divided between the ESR step and the charging/discharging ΔV. For the purpose of simplicity we will choose 2% for the maximum output ripple, to be divided equally between the ESR step and the charging/discharging  $\Delta V$ . This percentage ripple will change, depending on the requirements of the application, and the equations provided below can easily be modified.

For a 1% contribution to the total ripple voltage, the ESR of the output capacitor can be determined using the following equation:

$$
ESR_{COUT} \leq \frac{0.01 \cdot V_{OUT} \cdot (1 - D_{MAX})}{I_{OUT}}
$$

For the bulk C component, which also contributes 1% to the total ripple:

$$
C_{\text{OUT}} \geq \frac{I_{\text{OUT}}}{0.01 \cdot V_{\text{OUT}} \cdot F}
$$

For many designs it is possible to choose a single capacitor type that satisfies both the ESR and bulk C requirements for the design. In certain demanding applications, however, the ripple voltage can be improved significantly by connecting two or more types of capacitors in parallel. For example, using a low ESR ceramic capacitor can minimize the ESR step, while an electrolytic capacitor can be used to supply the required bulk C.



**Figure 5. Typical Flyback Converter Waveforms (Single Output)**



Continuing our previous example the filter capacitor for output 1 needs:

$$
ESR_{COUT} \le \frac{0.01 \cdot 3.3V \cdot (1 - 0.579)}{2A} = 7m\Omega
$$

$$
C_{OUT} \ge \frac{2A}{0.01 \cdot 3.3V \cdot 250kHz} = 242\mu F
$$

To get an electrolytic capcitor with an ESR this low would require  $C_{OUT}$  much larger than 242 $\mu$ F. Combining a low ESR ceramic capacitor in parallel with an electrolytic capacitor provides better filtering at lower cost.

For output 2, the output capacitor needs an ESR less than  $42\text{m}\Omega$  and a bulk C greater than  $40.4\mu$ F. This can be achieved with a single high performance capacitor such as a Sanyo OS-CON or equivalent.

Once the output capacitor ESR and bulk capacitance have been determined, the overall ripple voltage waveform should be verified on a dedicated PC board. Parasitic inductance from poor layout can have a significant impact on ripple. Refer to the layout section for details.

#### **Power MOSFET Selection**

Important selection criteria for the power MOSFETs include the "on" resistance  $R_{DS(ON)}$ , input capacitance, drain-to-source breakdown voltage (BV $_{\text{DSS}}$ ) and maximum drain current  $(I_{D(MAX)})$ .

Narrow the choices for power MOSFETs by first looking at the maximum drain currents. For the primary-side power MOSFET:

$$
I_{PK} = \frac{P_{IN}}{V_{IN(MIN)} \cdot D_{MAX}} \cdot \left(1 + \frac{X_{MIN}}{2}\right)
$$

For each secondary-side power MOSFET:

$$
I_{PK} = \frac{I_{OUT}}{1 - D_{MAX}} \cdot \left(1 + \frac{X_{MIN}}{2}\right)
$$

From the remaining MOSFET choices, narrow the field based on BV<sub>DSS</sub>. Select a primary-side power MOSFET with a  $BV<sub>DSS</sub>$  greater than:

$$
BV_{DSS} \geq I_{PK} \sqrt{\frac{L_{LKG}}{C_{P}}} + V_{IN(MAX)} + \frac{V_{OUT(MAX)}}{N}
$$

where  $L_{LKG}$  is the primary-side leakage inductance and  $C_{P}$ is the primary-side capacitance (mostly from the  $C<sub>OSS</sub>$  of the primary-side power MOSFET). A snubber may be added to reduce the leakage inductance related spike. For more information on snubber design, refer to Application Note 19.

For each secondary-side power MOSFET, the BV $_{\text{DSS}}$  should be greater than:

$$
BV_{DSS} \geq V_{OUT} + V_{IN(MAX)} \bullet N
$$

Next, select a logic-level MOSFET with acceptable  $R_{DS(ON)}$ at the nominal gate drive voltage (usually 6.9V—set by the  $INTV_{CC}$  regulator).

Calculate the required RMS currents next. For the primaryside power MOSFET:

$$
I_{RMSPRI} = \frac{P_{IN}}{V_{IN(MIN)} \cdot \sqrt{D_{MAX}}}
$$

For each secondary-side power MOSFET:

$$
I_{RMSSEC} = \frac{I_{OUT}}{\sqrt{1 - D_{MAX}}}
$$

Calculate MOSFET power dissipation next. Because the primary-side power MOSFET operates at high  $V_{DS}$ , a term for transition power loss must be included in order to get an accurate fix on power dissipation.  $C_{\text{MILLER}}$  is the most critical parameter in determining the transition loss but is not directly specified on MOSFET data sheets.

 $C_{MII}$   $_{IFR}$  can be calculated from the gate charge curve included on most data sheets (Figure 6). The curve is generated by forcing a constant input current into the gate of a common source, current source loaded stage and then plotting the gate voltage versus time. The initial slope is the result of the gate-to-source and the gate-to-drain capacitance. The flat portion of the curve is the result of the Miller (gate-to-drain) capacitance as the drain voltage drops. The upper sloping line is due to the gate-to-drain accumulation capacitance and the gate-to-source capacitance. The Miller





**Figure 6. Gate Charge Curve and Test Circuit**

charge (the increase in coulombs on the horizontal axis from a to b while the curve is flat) is specified for a given  $V_{DS}$ , but can be adjusted for different  $V_{DS}$  voltages by multiplying by the ratio of the application  $V_{DS}$  to the curve specified  $V_{DS}$  values. To estimate the  $C_{MILLER}$  term, take the change in gate charge from points a and b on the manufacturers data sheet and divide by the specified  $V_{DS}$ .

With  $C_{\text{MII|IFR}}$  determined, calculate the primary-side power MOSFET power dissipation:

$$
P_{DPRI} = I_{RMSPRI}^{2} \cdot R_{DS(ON)} (1 + \delta) + V_{IN(MAX)}
$$
  

$$
\cdot \frac{P_{IN(MAX)}}{D_{MIN}} \cdot R_{DR} \cdot C_{MILLER} \cdot \left(\frac{1}{V_{INTVCC} - V_{TH}}\right) \cdot f
$$

where  $R_{DR}$  is the GATE1 driver resistance (maximum is approximately 6 $\Omega$ ), V<sub>TH</sub> is the typical gate threshold voltage for the specified power MOSFET and f is the operating frequency, typically 250kHz. The term  $(1 + \delta)$  is generally given for a MOSFET in the form of a normalized  $R_{DS(ON)}$  vs temperature curve, but  $\delta = 0.005$ /°C can be used as an approximation for low voltage MOSFETs.

The secondary-side power MOSFETs typically operate at substantially lower  $V_{DS}$ , so transition losses can be neglected. The dissipation may be calculated using:

 $P_{DSEC} = I_{RMSSEC}^{2} \cdot R_{DS(ON)} (1 + \delta)$ 

For a known power dissipation in the power MOSFETs, the junction temperatures can be obtained from the equation:

$$
T_J = T_A + P_D \bullet R_{TH(JA)}
$$

where  $T_A$  is the ambient temperature and  $R_{TH(JA)}$  is the MOSFET thermal resistance from junction to ambient. Compare  $T_J$  against your initial estimate for  $T_J$  and if necessary, recompute  $\delta$ , power dissipations and  $T_{\rm d}$ . Iterate as necessary.

#### **Selecting the Compensation Network**

Load step testing can be used to empirically determine compensation. Application Note 25 provides information on the technique. When the regulator has multiple outputs, compensation should be optimized for the master output.

#### **PC Board Layout Checklist**

- 1. In order to minimize switching noise and improve output load regulation, the GND pin of the LTC3806 should be connected directly to 1) the negative terminal of the  $INTV_{CC}$  decoupling capacitor, 2) the negative terminal of the output decoupling capacitors, 3) the bottom terminal of the current sense resistor, 4) the negative terminal of the input capacitor and 5) at least one via to the ground plane immediately adjacent to Pin 7 (GND).
- 2. Beware of ground loops in multiple layer PC boards. Try to maintain one central ground node on the board and use the input capacitor to avoid excess input ripple for high output current power supplies. If the ground plane is to be used for high DC currents, choose a path away from the small-signal components.
- 3. Place the  $C<sub>VCC</sub>$  capacitor immediately adjacent to the  $INTV<sub>CC</sub>$  and GND pins on the IC package. This capacitor carries high di/dt MOSFET gate drive currents. A low ESR X5R 4.7μF ceramic capacitor works well here.
- 4. The high di/dt loop from the bottom terminal of the input capacitor through the sense resistor, primaryside power MOSFET, transformer primary and back through the input capacitor should be kept as tight as possible in order to reduce EMI. Also keep the loops formed by the *outputs* as tight as possible.
- 5. Check the switching waveforms of the MOSFETs using the actual PC board layout. Measure directly across the power MOSFET terminals to verify that the BV $_{\text{DSS}}$ specification of the MOSFET is not exceeded due to inductive ringing. If this ringing cannot be avoided and



exceeds the maximum rating of the device, either choose a higher voltage device or specify an avalanche-rated power MOSFET.

- 6. Place the small-signal components away from high frequency switching nodes. (All of the small-signal components on one side of the IC and all of the power components on the other.) This allows the use of a pseudo-Kelvin connection for the signal ground, where high di/dt gate driver currents flow out of the IC ground pin in one direction (to the bottom plate of the  $INTV_{CC}$ decoupling capacitor) and small-signal currents flow in the other direction.
- 7. Minimize the capacitance between the SENSE pin trace and any high frequency switching nodes. The LTC3806 contains an internal leading edge blanking time of approximately 180ns, which should be adequate for most applications.
- 8. For optimum load regulation and true remote sensing, the top of the output resistor divider should connect independently to the top of the the output capacitor (Kelvin connection), staying away from any high dV/dt traces. Place the divider resistors near the LTC3806 in order to keep the high impedance FB node short.
- 9. For applications with multiple switching power converters which connect to the same input supply, make sure that the input filter capacitor for the LTC3806 is not shared with other converters. AC input current from another converter could cause substantial input voltage ripple and this could interfere with the operation of the LTC3806. A few inches of PC trace or wire ( $L \approx 100$ nH) between the  $C_{IN}$  of the LTC3806 and the actual source  $V_{IN}$  should be sufficient to prevent current sharing problems.





#### **Table 1. Recommended Component Manufacturers**



# **TYPICAL APPLICATION**





### **U PACKAGE DESCRIPTIO**



**UE/DE Package 12-Lead Plastic DFN (4mm** × **3mm)** (Reference LTC DWG # 05-08-1695)

ON THE TOP AND BOTTOM OF PACKAGE



19