

LTC2602/LTC2612/LTC2622

Nual 16-/14-/12-Bit Rail-to-Rail DACs in 8-Lead MSOP

### FEATURES

- Smallest Pin-Compatible Dual DACs: LTC2602: 16-Bits
  - LTC2612: 14-Bits
  - LTC2622: 12-Bits
- Guaranteed 16-Bit Monotonic Over Temperature
- Wide 2.5V to 5.5V Supply Range
- Low Power Operation: 300µA per DAC at 3V
- Individual Channel Power-Down to 1µA, Max
- Ultralow Crosstalk between DACs (30µV)
- High Rail-to-Rail Output Drive (±15mÅ)
- Double-Buffered Data Latches
- Pin-Compatible 10-Bit Version (LTC1661)
- Tiny 8-Lead MSOP Package

### **APPLICATIONS**

- Mobile Communications
- Process Control and Industrial Automation
- Instrumentation
- Automatic Test Equipment

**BLOCK DIAGRAM** 

### DESCRIPTION

The LTC<sup>®</sup>2602/LTC2612/LTC2622 are dual 16-,14- and 12-bit, 2.5V-to-5.5V rail-to-rail voltage-output DACs, in a tiny 8-lead MSOP package. They have built-in high performance output buffers and are guaranteed monotonic.

These parts establish advanced performance standards for output drive, crosstalk and load regulation in singlesupply, voltage output multiples.

The parts use a simple SPI/MICROWIRE<sup>™</sup> compatible 3-wire serial interface which can be operated at clock rates up to 50MHz.


The LTC2602/LTC2612/LTC2622 incorporate a poweron reset circuit. During power-up, the voltage outputs rise less than 10mV above zero scale, and after powerup, they stay at zero scale until a valid write and update take place.

T, LTC and LT are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

#### 1.0 $V_{CC} = 5V$ REGISTER REGISTER REGISTER REGISTER 16-BIT 16-BIT 0.8 V<sub>OUT A</sub> 5 VOUT B 8 DAC A DAC B 0.6 0.4 ERROR (LSB 0.2 GND 7 6 Vcc 0 -0.2 CONTROL -04 DECODE LOGIC CS/LD 1 REF 4 -0.6-0.8 24-BIT SHIFT REGISTER SCK 2 SDI -1.0 0

#### LTC2602

#### Differential Nonlinearity (DNL)(LTC2602)






### ABSOLUTE MAXIMUM RATINGS

(Note 1)
Any Pin to GND0.3V to 6V
Any Pin to $V_{CC}$
Maximum Junction Temperature 125°C
Operating Temperature Range
LTC2602C/LTC2612C/LTC2622C 0°C to 70°C
LTC2602I/LTC2612I/LTC2622I40°C to 85°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

### PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

### ELECTRICAL CHARACTERISTICS The • denotes specifications which apply over the full operating

temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$ .  $V_{CC} = 2.5V$  to 5.5V,  $V_{BFF} \leq V_{CC}$ ,  $V_{OUT}$  unloaded, unless otherwise noted. LTC2612 LTC2622 LTC2602 SYMBOL PARAMETER CONDITIONS MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS DC Performance Resolution Bits • 12 14 16 Monotonicity V<sub>CC</sub> = 5V, V<sub>RFF</sub> = 4.096V (Note 2) 12 14 16 Bits V<sub>CC</sub> = 5V, V<sub>REF</sub> = 4.096V (Note 2) DNL **Differential Nonlinearity** ±0.5 ±1 ±1 LSB INL  $V_{CC} = 5V, V_{BFF} = 4.096V$  (Note 2) Integral Nonlinearity LSB • ±0.75 ±4 ±3 ±16 ±12 ±64  $V_{\text{REF}} = V_{\text{CC}} = 5V$ , Midscale Load Regulation  $I_{OUT} = 0$  mA to 15 mA Sourcing 0.025 0.125 0.1 0.5 0.4 2 LSB/mA  $I_{OUT} = 0$ mA to 15mA Sinking 0.05 0.125 0.2 0.5 0.65 2 LSB/mA  $V_{\text{REF}} = V_{\text{CC}} = 2.5 \text{V}$ , Midscale  $I_{OUT} = 0$  mA to 7.5 mA Sourcing 0.05 0.25 0.2 0.9 4 LSB/mA 1 •  $I_{OUT} = 0$ mA to 7.5mA Sinking • 0.25 0.4 1.3 LSB/mA 0.1 1 4 ZSE Zero-Scale Error  $V_{CC} = 5V, V_{REF} = 4.096V \text{ Code} = 0$ 1 9 1 9 1 9 тV V<sub>CC</sub> = 5V, V<sub>REF</sub> = 4.096V (Note 7) Offset Error ±9 ±9 ±9 mV Vos ±1 ±1 ±1 uV/°C V<sub>OS</sub> Temperature ±5 ±5 ±5 Coefficient GE Gain Error V<sub>CC</sub> = 5V, V<sub>REF</sub> = 4.096V • ±0.1 ±0.7 ±0.1 ±0.7 ±0.1 ±0.7 %FSR ppm/°C Gain Temperature ±3 ±3 ±3 Coefficient



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = 2.5V to 5.5V, V<sub>REF</sub> $\leq$ V<sub>CC</sub>, V<sub>OUT</sub> unloaded, unless otherwise noted.

	DADAMETED	CONDITIONS			2/LTC2612/LTC262		
SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
PSRR	Power Supply Rejection Ratio	$V_{CC} = 5V \pm 10\%$			-80		dB
R <sub>OUT</sub>	DC Output Impedance	$\label{eq:VREF} \begin{array}{l} V_{REF} = V_{CC} = 5V, \mbox{ Midscale}; -15mA \leq I_{OUT} \leq 15mA \\ V_{REF} = V_{CC} = 2.5V, \mbox{ Midscale}; -7.5mA \leq I_{OUT} \leq 7.5mA \end{array}$	•		0.05 0.05	0.15 0.15	Ω Ω
	DC Crosstalk (Note 4)	Due to Full Scale Output Change (Note 5) Due to Load Current Change Due to Powering Down (per Channel)			±30 ±16 ±4		μV μV/mA μV
I <sub>SC</sub>	Short-Circuit Output Current	V <sub>CC</sub> = 5.5V, V <sub>REF</sub> = 5.5V Code: Zero Scale; Forcing Output to V <sub>CC</sub> Code: Full Scale; Forcing Output to GND	•	15 15	34 38	60 60	mA mA
		$V_{CC}$ = 2.5V, $V_{REF}$ = 2.5V Code: Zero Scale; Forcing Output to $V_{CC}$ Code: Full Scale; Forcing Output to GND	•	7.5 7.5	20 28	50 50	mA mA
Reference	e Input						
	Input Voltage Range			0		V <sub>CC</sub>	V
	Resistance	Normal Mode		44	64	80	kΩ
	Capacitance				23		pF
I <sub>REF</sub>	Reference Current, Power Down Mode	All DACs Powered Down	•		0.001	1	μA
Power Su	pply						
V <sub>CC</sub>	Positive Supply Voltage	For Specified Performance		2.5		5.5	V
I <sub>CC</sub>	Supply Current		• • •		0.7 0.6 0.35 0.10	1.3 1 1 1	mA mA μA μA
Digital I/O	)						
V <sub>IH</sub>	Digital Input High Voltage	V <sub>CC</sub> = 2.5V to 5.5V V <sub>CC</sub> = 2.5V to 3.6V	•	2.4 2.0			V V
V <sub>IL</sub>	Digital Input Low Voltage		•			0.8 0.6 0.5	V V V
I <sub>LK</sub>	Digital Input Leakage	$V_{IN} = GND$ to $V_{CC}$				±1	μA
CIN	Digital Input Capacitance	(Note 6)				8	pF

SYMBOL	PARAMETER	CONDITIONS	LTC2622 Min typ max	LTC2612 Min typ max	LTC2602 Min typ max	UNITS
AC Perfor						
t <sub>s</sub>	Settling Time (Note 8)	±0.024% (±1LSB at 12 Bits) ±0.006% (±1LSB at 14 Bits) ±0.0015% (±1LSB at 16 Bits)	7	7 9	7 9 10	μs μs μs
	Settling Time for 1LSB Step (Note 9)	±0.024% (±1LSB at 12 Bits) ±0.006% (±1LSB at 14 Bits) ±0.0015% (±1LSB at 16 Bits)	2.7	2.7 4.8	2.7 4.8 5.2	μs μs μs
	Voltage Output Slew Rate		0.80	0.80	0.80	V/µs
	Capacitive Load Driving		1000	1000	1000	pF
	Glitch Impulse	At Midscale Transition	12	12	12	nV • s
	Multiplying Bandwidth		180	180	180	kHz
e <sub>n</sub>	Output Voltage Noise Density	At f = 1kHz At f = 10kHz	120 100	120 100	120 100	nV/√Hz nV/√Hz
	Output Voltage Noise	0.1Hz to 10Hz	15	15	15	μV <sub>P-P</sub>



### TIMING CHARACTERISTICS The • denotes specifications which apply over the full operating temperature

range, otherwise specifications are at  $T_A = 25^{\circ}C$ . (See Figure 1) (Note 6)

			LTC260					
SYMBOL	PARAMETER		MIN	ТҮР	MAX	UNITS		
V <sub>CC</sub> = 2.5V to 5.5V								
t <sub>1</sub>	SDI Valid to SCK Setup		•	4			ns	
t <sub>2</sub>	SDI Valid to SCK Hold		•	4			ns	
t <sub>3</sub>	SCK High Time		•	9			ns	
t <sub>4</sub>	SCK Low Time		•	9			ns	
t <sub>5</sub>	CS/LD Pulse Width		•	10			ns	
t <sub>6</sub>	LSB SCK High to $\overline{CS}/LD$ High		•	7			ns	
t <sub>7</sub>	CS/LD Low to SCK High		•	7			ns	
t <sub>10</sub>	CS/LD High to SCK Positive Edge		•	7			ns	
	SCK Frequency	50% Duty Cycle	•			50	MHz	

49152

65535

2602 G21

Note 1: Absolute maximum ratings are those values beyond which the life of a device may be impaired.

Note 2: Linearity and monotonicity are defined from code k<sub>1</sub> to code  $2^{N}$  – 1, where N is the resolution and k<sub>L</sub> is given by k<sub>L</sub> = 0.016( $2^{N}/V_{REF}$ ), rounded to the nearest whole code. For  $V_{REF}$  = 4.096V and N = 16,  $k_L$  = 256 and linearity is defined from code 256 to code 65,535.

Note 3: Digital inputs at OV or V<sub>CC</sub>.

Note 4: DC crosstalk is measured with  $V_{CC} = 5V$  and  $V_{REF} = 4.096V$ , with the measured DAC at midscale, unless otherwise noted.

**Note 5:**  $R_L = 2k\Omega$  to GND or  $V_{CC}$  at the output of the DAC not being tested. Note 6: Guaranteed by design and not production tested.


Note 7: Inferred from measurement at code 256 (LTC2602), code 64 (LTC2612) or code 16 (LTC2622), and at fullscale.

Note 8: V<sub>CC</sub> = 5V, V<sub>BEE</sub> = 4.096V. DAC is stepped 1/4 scale to 3/4 scale and 3/4 scate to 1/4 scale. Load is 2k in parallel with 200pF to GND.


Note 9:  $V_{CC} = 5V$ ,  $V_{RFF} = 4.096V$ . DAC is stepped ±LBS between half scale and half scale -1. Load is 2k in parallel with 200pF to GND.

### TYPICAL PERFORMANCE CHARACTERISTICS

(LTC2602)





#### **INL vs Temperature**







(LTC2602)















(LTC2622)







#### (LTC2602/LTC2612/LTC2622)




1.0 CODE = MIDSCALE 0.8 0.6 0.4 0.2 0  $V_{REF} = V_{CC} = 5V$ -0.2 -0.4  $V_{REF} = V_{CC} = 3V$ -0.6 -0.8 -1.0-25 -35 -15 -5 5 15 25 35

I<sub>OUT</sub> (mA)

2602 G02

Load Regulation

**Offset Error vs Temperature** 



3 2.5 0.0 2.5 1.5 1.0 1.0




70

90


2602 G04

30 50

TEMPERATURE (°C)



Offset Error vs V<sub>CC</sub>






0.5


0


-50 -30


-10 10


#### (LTC2602/LTC2612/LTC2622)














Headroom at Rails vs Output Current




Supply Current vs Logic Voltage



Exiting Power-Down to Midscale




**Multiplying Frequency Response** 





#### (LTC2602/LTC2612/LTC2622)



2602 G34



2602 G35



### PIN FUNCTIONS

**BLOCK DIAGRAM** 

 $\overline{\text{CS}/\text{LD}}$  (Pin 1): Serial Interface Chip Select/Load Input. When  $\overline{\text{CS}/\text{LD}}$  is low, SCK is enabled for shifting data on SDI into the register. When  $\overline{\text{CS}/\text{LD}}$  is taken high, SCK is disabled and the specified command (see Table 1) is executed.

**SCK (Pin 2):** Serial Interface Clock Input. CMOS and TTL compatible.

**SDI (Pin 3):** Serial Interface Data Input. Data is applied to SDI for transfer to the device at the rising edge of SCK. The

LTC2602/LTC2612/LTC2622 accept input word lengths of either 24 or 32 bits.

**REF (Pin 4):** Reference Voltage Input.  $0V \le V_{REF} \le V_{CC}$ .


 $V_{OUT\ B}$  and  $V_{OUT\ A}$  (Pins 5 and 8): DAC Analog Voltage Outputs. The output range is  $0-V_{REF}.$ 

**V<sub>CC</sub> (Pin 6):** Supply Voltage Input.  $2.5V \le V_{CC} \le 5.5V$ .

GND (Pin 7): Analog Ground.

#### 

### TIMING DIAGRAM



#### Figure 1



#### Power-On Reset

The LTC2602/LTC2612/LTC2622 clear the outputs to zero scale when power is first applied, making system initialization consistent and repeatable.

For some applications, downstream circuits are active during DAC power-up, and may be sensitive to nonzero outputs from the DAC during this time. The LTC2602/ LTC2612/LTC2622 contain circuitry to reduce the poweron glitch; furthermore, the glitch amplitude can be made smaller by reducing the ramp rate of the power supply. For example, if the power supply is ramped to 5V in 1ms, the analog outputs rise less than 10mV above ground (typ) during power-on. See Power-On Reset Glitch in the Typical Performance Characteristics section.

#### **Power Supply Sequencing**

The voltage at REF (Pin 4) should be kept within the range  $-0.3V \le V_{REF} \le V_{CC} + 0.3V$  (see Absolute Maximum Ratings). Particular care should be taken to observe these limits during power supply turn-on and turn-off sequences, when the voltage at  $V_{CC}$  (Pin 6) is in transition.

#### **Transfer Function**

The digital-to-analog transfer function is

$$V_{OUT(IDEAL)} = \left(\frac{k}{2^N}\right) V_{REF}$$

where k is the decimal equivalent of the binary DAC input code, N is the resolution and  $V_{REF}$  is the voltage at REF (Pin 4).

#### Table 1.

COMMAND*					
C3	C2	C1	CO		
0	0	0	0	Write to Input Register n	
0	0	0	1	Update (Power Up) DAC Register n	
0	0	1	0	Write to Input Register n, Update (Power Up) All n	
0	0	1	1	Write to and Update (Power Up) n	
0	1	0	0	Power Down n	
1	1	1	1	No Operation	
ADDRESS (n)*					
A3	A2	A1	AO		
0	0	0	0	DAC A	
0	0	0	1	DAC B	
1	1	1	1	All DACs	
				•	

\*Command and address codes not shown are reserved and should not be used.

The  $\overline{\text{CS}}$ /LD input is level triggered. When this input is taken low, it acts as a chip-select signal, activating the SDI and SCK buffers and enabling the input shift register. Data (SDI input) is transferred at the next 24 rising SCK edges. The 4-bit command, C3-C0, is loaded first; then the 4-bit DAC address, A3-A0; and finally the 16-bit data word. The data word comprises the 16-, 14- or 12-bit input code, ordered MSB-to-LSB, followed by 0, 2 or 4 don't-care bits (LTC2602, LTC2612 and LTC2622 respectively). Data can only be transferred to the device when the  $\overline{\text{CS}}$ /LD signal is low.The rising edge of  $\overline{\text{CS}}$ /LD ends the data transfer and causes the device to carry out the action specified in the 24-bit input word. The complete sequence is shown in Figure 2a.

The command (C3-C0) and address (A3-A0) assignments are shown in Table 1. The first four commands in the table consist of write and update operations. A write operation loads a 16-bit data word from the 32-bit shift register into the input register of the selected DAC, n. An update operation copies the data word from the input register to the DAC register. Once copied into the DAC register, the data word becomes the active 16-, 14- or 12-bit input code, and is converted to an analog voltage at the DAC output. The update operation also powers up the selected DAC if it had been in power-down mode. The data path and registers are shown in the block diagram.


While the minimum input word is 24 bits, it may optionally be extended to 32 bits to accommodate microprocessors which have a minimum word width of 16 bits (2 bytes). To use the 32-bit word width, 8 don't-care bits are transferred to the device first, followed by the 24-bit word as just described. Figure 2b shows the 32-bit sequence.

#### **Power-Down Mode**

For power-constrained applications, power-down mode can be used to reduce the supply current whenever less than two outputs are needed. When in power-down, the buffer amplifiers, bias circuits and reference inputs are disabled, and draw essentially zero current. The DAC outputs are put into a high-impedance state, and the







output pins are passively pulled to ground through individual  $90k\Omega$  resistors. Input- and DAC-register contents are not disturbed during power-down.

Either channel or both channels can be put into powerdown mode by using command  $0100_b$  in combination with the appropriate DAC address, (n). The 16-bit data word is ignored. The supply and reference currents are reduced by approximately 50% for each DAC powered down; the effective resistance at REF (pin 4) rises accordingly, becoming a high-impedance input (typically > 1G $\Omega$ ) when both DACs are powered down.

Normal operation can be resumed by executing any command which includes a DAC update, as shown in Table 1. The selected DAC is powered up as its voltage output is updated. When a DAC which is in a powered-down state is powered up and updated, normal settling is delayed. If one of the two DACs is in a powered-down state prior to the update command, the power-up delay is 5 $\mu$ s. If, on the other hand, both DACs are powered down, then the main bias generation circuit block has been automatically shut down in addition to the individual DAC amplifiers and reference inputs. In this case, the power up delay time is 12 $\mu$ s (for V<sub>CC</sub> = 5V) or 30 $\mu$ s (for V<sub>CC</sub> = 3V).

#### **Voltage Outputs**

Each of the two rail-to-rail amplifiers contained in these parts has guaranteed load regulation when sourcing or sinking up to 15mA at 5V (7.5mA at 3V).

Load regulation is a measure of the amplifier's ability to maintain the rated voltage accuracy over a wide range of load conditions. The measured change in output voltage per milliampere of forced load current change is expressed in LSB/mA.

DC output impedance is equivalent to load regulation, and may be derived from it by simply calculating a change in units from LSB/mA to Ohms. The amplifiers' DC output impedance is  $0.050\Omega$  when driving a load well away from the rails.

When drawing a load current from either rail, the output voltage headroom with respect to that rail is limited by the  $25\Omega$  typical channel resistance of the output devices; e.g., when sinking 1mA, the minimum output voltage =  $25\Omega \cdot 1\text{mA} = 25\text{mV}$ . See the graph Headroom at Rails vs Output Current in the Typical Performance Characteristics section.

The amplifiers are stable driving capacitive loads of up to 1000pF.



#### Board Layout

The excellent load regulation and DC crosstalk performance of these devices is achieved in part by keeping "signal" and "power" grounds separated internally and by reducing shared internal resistance.

The GND pin functions both as the node to which the reference and output voltages are referred and as a return path for power currents in the device. Because of this, careful thought should be given to the grounding scheme and board layout in order to ensure rated performance.

The PC board should have separate areas for the analog and digital sections of the circuit. This keeps digital signals away from sensitive analog signals and facilitates the use of separate digital and analog ground planes which have minimal capacitive and resistive interaction with each other.

Digital and analog ground planes should be joined at only one point, establishing a system star ground as close to the device's ground pin as possible. Ideally, the analog ground plane should be located on the component side of the board, and should be allowed to run under the part to shield it from noise. Analog ground should be a continuous and uninterrupted plane, except for necessary lead pads and vias, with signal traces on another layer. The GND pin of the part should be connected to analog ground. Resistance from the GND pin to system star ground should be as low as possible. Resistance here will add directly to the effective DC output impedance of the device (typically  $0.050\Omega$ ), and will degrade DC crosstalk. Note that the LTC2602/LTC2612/LTC2622 are no more susceptible to these effects than other parts of their type; on the contrary, they allow layout-based performance improvements to shine rather than limiting attainable performance with excessive internal resistance.


#### **Rail-to-Rail Output Considerations**

In any rail-to-rail voltage output device, the output is limited to voltages within the supply range.

Since the analog outputs of the device cannot go below ground, they may limit for the lowest codes as shown in Figure 3b. Similarly, limiting can occur near full scale when the REF pin is tied to  $V_{CC}$ . If  $V_{REF} = V_{CC}$  and the DAC full-scale error (FSE) is positive, the output for the highest codes limits at  $V_{CC}$  as shown in Figure 3c. No full-scale limiting can occur if  $V_{REF}$  is less than  $V_{CC} - FSE$ .

Offset and linearity are defined and tested over the region of the DAC transfer function where no output limiting can occur.











Figure 3. Effects of Rail-to-Rail Operation On a DAC Transfer Curve. (a) Overall Transfer Function (b) Effect of Negative Offset for Codes Near Zero Scale (c) Effect of Positive Full-Scale Error for Codes Near Full Scale



#### PACKAGE DESCRIPTION



**MS8** Package 8-Lead Plastic MSOP (Reference LTC DWG # 05-08-1660)

3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

