

DIO59015 USB-Compliant Single-cell Li-Ion Switching Charger with USB-OTG Boost Regulator

Features

- **Fully Integrated, High-Efficiency Charger for Single-Cell Li-Ion and Li-Polymer Battery Packs**
- **Faster Charging than Linear**
- **Charge Voltage Accuracy: 0.5% at 25°C 1% from 0 to 125°C**
- **±7% Input Current Regulation Accuracy**
- **±7% Charge Current Regulation Accuracy**
- **26V Absolute Maximum Input Voltage**
- **6V Maximum Input Operating Voltage**
- **1.5A Maximum Charge Rate**
- **Programmable through High-Speed I²C Interface(3.4Mb/s) with Fast Mode Plus Compatibility**
	- **Input Current**
	- **Fast-Charge/Termination Current**
	- **Charger Voltage**
	- **Recharge Voltage**
	- **Termination Enable**
- **2MHz Synchronous Buck PWM Controller with Wide Duty Cycle Range**
- **Small Footprint 1μH External Inductor**
- **1.8V Regulated Output from VBUS for Auxiliary Circuits**
- **Dynamic Input Voltage Control**
- **Low Reverse Leakage to Prevent Battery Drain to VBUS**
- **5V, 600mA Boost Mode for USB OTG for 3.2V to 4.5V Battery Input**
- **Available in TQFN3*3-16, DFN3*3-12 Packages.**

Descriptions

The DIO59015 combines a highly integrated switch-mode charger, to minimize single-cell Lithium-ion (Li-ion) charging time from a USB power source, and a boost regulator to power a USB peripheral from the battery.

The charging parameters and operating modes are programmable through an I²C Interface that operates up to 3.4Mbps. The charger and boost regulator circuits switch at 2MHz to minimize the size of external passive components.

The DIO59015 provides battery charging in three phases: conditioning, constant current and constant voltage.

To ensure USB compliance and minimize charging time, the input current limit can be changed through the I²C by the host processor. Charge termination is determined by a programmable minimum current level.

The integrated circuit (IC) automatically restarts the charge cycle when the battery falls below an internal threshold. If the input source is removed, the IC enters a high-impedance mode, preventing leakage from the battery to the input. Charge current is reduced when the die temperature reaches 120°C, protecting the device and PCB from damage.

The DIO59015 can operate as a boost regulator on command from the system. The boost regulator includes a soft-start that limits inrush current from the battery and uses the same external components used for charging the battery.

Applications

- **Cell Phones, Smart Phones, PDAs**
- **Tablet, Portable Media Players**
- **Gaming Device, Digital Cameras**

Ordering Information

Pin Assignments

DFN3*3-12 TQFN3*3-16

Pin Definitions

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Rating" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maxim rating conditions for extended periods may affect device reliability.

Recommend Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended Operating conditions are specified to ensure optimal performance to the datasheet specifications. DIOO does not Recommend exceeding them or designing to Absolute Maximum Ratings.

Electrical Characteristics

USB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulator **USB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulator**

Notes:

1. Negative current is current flowing from the battery to VBUS (discharging the battery).

2. $Q2$ always turn on for 60ns, then turns off if current is below I_{SYNC} .

I ²C Timing Specifications

Guaranteed by design.

Timing Diagrams

Figure 2. I²C Interface Timing for Fast and Slow Modes

Typical Performance Characteristic

Typical value: TA = 25°C, VIN=5V, unless otherwise specified.

Charge Mode Typical Characteristics

Unless otherwise specified, $V_{\text{OREG}} = 4.2V$, $V_{\text{BUS}} = 5.0V$, and $T_A = 25^{\circ}$ C.

VBUS BASED DPM No Battery at VBUS Power-up

COB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulator USB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulator

.
Ver

.
VRa

 \mathbf{T}

5.00M次/秒

DIO59015

 $20.0m$

 $\sqrt{\frac{400 \text{ns}}{\text{m} \cdot 49}}$

2.50G次/秒
5M 点

 $2.44V$

USB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulator COB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulator

Veu

500m

COB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulatol USB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulator

Application Information

Circuit Description/Overview

When charging batteries with a current-limited input source, such as USB, a switching charger's high efficiency over a wide range of output voltages minimizes charging time.

DIO59015 combines a highly integrated synchronous buck regulator for charging with a synchronous boost regulator, which can supply 5V to USB On-The-Go (OTG) peripherals. The regulator employs synchronous rectification for both the charger and boost regulators to maintain high efficiency over a wide range of battery voltages and charge states.

The DIO59015 has three operating modes:

- 1. Charge Mode:
- Charge a signal-cell Li-ion or Li-polymer battery.
- 2. Boost Mode:

Provides 5V power to USB-OTG with an integrated synchronous rectification boost regulator using the battery as input.

3. High-Impedance Mode:

Both the boost and charging circuits are OFF in this mode. Current flow from VBUS to the battery or from the battery to VBUS is blocked in this mode. This mode consumers very little current from VBUS or the battery.

Charge Mode

In charge Mode, DIO59015 employs four regulation loops:

- 1. Input Current: Limits the amount of current drawn from VBUS. This current is sensed internally and can be programmed through the $I²C$ interface.
- 2. Charging Current: Limits the maximum charging current. This current is sensed using an external RSENSE resistor.
- 3. Charge Voltage: The regulator is restricted from exceeding this voltage. As the internal battery voltage roses, the battery's internal impedance and R_{SENSE} work in conjunction with the charge voltage regulation to decrease the amount of current flowing to the battery. Battery charging is completed when the voltage across R_{SENSE} drops below the I_{TERM} threshold.
- 4. Temperature: If the IC's junction temperature reaches 120℃,charge current is reduced until the IC's temperature stabilizes at 120℃.
- 5. An additional loop limits the amount of drop on VBUS to a programmable voltage (V_{SP}) to accommodate "special chargers" that limit current to a lower current than might be available from a "normal" USB wall charger.

Battery Charging Curve

If the battery voltage is below V_{SHORT} , a linear current source pre-charges the battery until V_{BAT} reaches V_{SHORT} The PWM charging circuit is then started and the battery is charged with a constant current if sufficient input power is available. The current slew rate is limited to prevent overshoot.

The DIO59015 is designed to work with a current-limited input source at VBUS. During the current regulation phase of charging, I_{IMIM} or the programmed charging current limits the current available to charge the battery and

power the system. The effect of I_{INLIM} on I_{CHARGE} can be see in Figure 7.

Figure 7. Charge Curve, I_{INLIM} Limits I_{CHARGE}

Assuming that V_{OREG} is programmed to the cell's fully charged "float" voltage, the current that the battery accepts with the PWM regulator limiting its output (sensed at VBAT) to V_{OREG} declines, and the charger enters the voltage regulation phase of charging. When the current declines to the programmed ITERM value, the charge cycle is complete. Charge current termination can be disabled by resetting he TE bit (REG[3]).

The charger output or "float" voltage can be programmed by the OREG bits from 4.2V to 4.44V in 20mV increments, as shown in Table 1.

The following charging parameters can be programmed by the host through I^2C .

USB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulator CSB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulatol

Table 2. Programmable Charging Parameters

A new charge cycle begins when one of the following occurs:

- -The battery voltage falls below V_{OREG} - V_{RCH}
- -VBUS Power on Reset (POR) clears and the battery voltage is below the V_{SHORT} .
- - \overline{CE} or HZ_MODE is rest through 1^2C write to CONTROL1 (Reg1) register.

Charge Current Limit (IOCHARGE)

Table 3. IOCHARGE (REG4 [6:4]) Current as Function of IOCHARGE Bits and RSENSE Resistor Values

Table 4. VRCH (REG7 [1:0]) Recharge Voltage

Termination Current Limit

Current charge termination is enabled when TE (REG1[3])=1. Typical termination current values are given in Table 5.

Table 5. ITERM Current as Function of ITERM Bits (REG4[2:0]) and RSENSE Resistor Values

When the charge current falls below I_{TERM} , PWM charging stops and the STAT bits change to READY (00) for about 30ms while the IC determines whether the battery and charging source are still connected. STAT then changes to CHARGE DONE (10), provided the battery and charger are still connected.

PWM Controller in Charge Mode

The IC uses a current-mode PWM controller to regulator the output voltage and battery charge currents. The synchronous rectifier (Q2) has a current limit that which off the FET when the current is negative by more than 300mA peak. This prevents current flow from battery.

VBUS POR/Non-Compliant Charger Rejection

When the IC detects that VBUS has risen above V_{IN(MIN)} (4.3V), the IC applies a 250 Ω load from VBUS to GND. To clear the VBUS POR (Power-On-Reset) and begin charging, VBUS must remain above V_{IN(MIN)} and below VBUS_{OVP} for t_{VBUS VALID} (30ms) before the IC initiates Charging. The VBUS validation sequence always occurs charging is initiated or re-initiated (for example, after a VBUS OVP fault or a V_{RCH} recharge initiation). $t_{VBUS\ VALD}$ ensures that unfiltered 50/60Hz chargers and other non-compliant chargers are rejected.

Input Current Limiting

To minimize charging time without overloading VBUS current limitations, the IC's input current limit can be programmed by the I_{INLIM} bits (REG1[7:6]).

Table 6. Input Current Limit

Special Charger

The DIO59015 has additional functionality to limit input current in case a current-limited "special charger" is supplying VBUS. These slowly increase the charging current until either.

-I_{INLIM} or I_{OCHARGE} is reached **USB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulator**

COB-Compliant Single-Cell Li-lon Switching Charger with USB-OTG Boost Regulator

- $V_{RUS}=V_{SP}$.

or

If V_{BUS} collapses to V_{SP} when the current is ramping up, the DIO59015 charge with an input current that keeps V_{BUS} =V_{SP}. When the V_{SP} control loop is limiting the charge current, the SP bit (REG5[4]) is set.

Table 7. V_{SP} as Function of SP Bits (REG5[2:0])

Thermal Regulation and Protection

When the IC's junction temperature reaches T_{CF} (about 120℃), the charger reduces its output current to 550mA to prevent overheating. If the temperature increases beyond T_{SHUTDOWN}; charging is suspended, the FAULT bits are set to 101, and STAT is pulsed HIGH. In Suspend Mode, all timers stop and the state of the IC's logic is preserved. Charging resumes at programmed current after the die cools to about 120℃.

Additional θ_{JA} data points, measured using the DIO59015 evaluation board, are given in Table 8 (measured with TA=25℃). Note that as power dissipation increases, the effective θ_{JA} decreases due to the larger difference between the die temperature and ambient.

Table 8. Evaluation Board Measured θJA

Charge Mode Input Supply Protection

Sleep Mode

When V_{BUS} falls below $V_{BAT}+V_{SLP}$, and V_{BUS} is above $V_{IN(MIN)}$. the IC enters Sleep Mode to prevent the battery from draining into VBUS. During Sleep Mode, reverse current is disabled by body switching Q1.

Input Supply Low-Voltage Detection

The IC continuously monitors VBUS during charging. If V_{BUS} falls below $V_{IN(MIN)}$, the IC:

- 1. Terminates charging.
- 2. Pulses the STAT pin, sets the STAT bits to 11, and sets the FAULT bits to 011.

If V_{BUS} recovers above the V_{IN(MIN)} rising threshold after time t_{INT} (about two seconds), the charging process is repeated. This function prevents the USB power bus from collapsing or oscillating when the IC is connected to a suspended USB port or a low-current-capable OTG device.

Input Over-Voltage Detection

When the V_{BUS} exceeds VBUS_{OVP}, the IC:

1. Turns off Q3

2. Suspends charging

3. Sets the FAULT bits to 001, sets the STAT bits to 11, and pulses the STAT pin.

When V_{BUS} falls about 150mV below VBUS_{OVP}, the fault is cleared and charging resumes after V_{BUS} is revalidated (see VBUS POR/Non-Compliant Charger Rejection).

VBUS Short While Charging

If VBUS is shorted with a very low impedance while the IC is charging with II_{NLIMIT}=100mA, the IC may not meet datasheet specifications until power is removed. To trigger this condition, V_{BUS} must be driven from 5V to GND with a high slew rate. Achieving this slew rate requires a 0 Ω short to the USB cable less than 10cm from the connector.

Charge Mode Battery Detection & Protection VBAT Over-Voltage Protection

The OREG voltage regulation loop prevents V_{BAT} from overshooting the OREG voltage when the battery is removed. When the PWM charger runs with no battery, the TE bit is not set and a battery is inserted that is charged to a voltage higher than V_{OREG} ; PWM pulses stop. If no further pulses occur for 30ms, the IC sets the FAULT bits to 100, sets the STAT bits to 11, and pulses the STAT pin.

Battery Detection During Charging

The IC can detect the presence, absence. During normal charging, once VBAT is close to VOREG and the termination charging, once VBAT is close to VOREG and the termination charge current is detected, the IC terminates charging and sets the STAT bits to 10. It then turns on a discharge current, I_{DEFect} , for t_{DEFect} . If VBAT is still above 2V, the battery is present and the IC sets the FAULT bits to 000. If VBAT is below 2V, the battery is absent and the IC:

- 1. Operation with No Battery
- 2. Sets the FAULT bits to 111.

Battery Short-Circuit Protection

If the battery voltage is below the short-circuit threshold (V_{SHORT}); a linear current source, I_{SHORT} , supplies V_{BAT} until $V_{BAT} > V_{SHORT}$.

System Operation with No Battery

The DIO59015 continues charging after VBUS POR with the default parameters, regulating the V_{BAT} line to 3.78V (if set V_{OREG} at 4.2V). In this way, the DIO59015 can start the system without a battery. Re-connect power to VBUS or reset ENN pin, IC can exit No Battery Mode.

Charger Status/Fault Status

The STAT pin indicates the operating condition of the IC and provides a fault indicator for interrupt driven systems.

Table 9. STAT Pin Function

The FAULT bits (Reg0[2:0]) indicate the type of fault in Charge Mode (see Table 10).

Table 10. Fault Status Bits During Charge Mode

Charge Mode Control Bits

Setting either HZ_MODE or \overline{CE} through I²C disables the charger and puts the IC into High-Impedance Mode.

Table 11. DISABLE Pin and CE Bit Functionality

Operational Mode Control

OPA_MODE (REG1[0]) and the HZ_MODE (REG1[1]) bits in conjunction with the FAULT state define the operational mode of the charger. Before VBUS connected to power source, IC should enter charge mode.

Table 12. Operation Mode Control

Boost Mode

Boost Mode can be enabled if OTG pin and OPA_MODE bits as indicated in Table 13. The OTG pin ACTIVE state is 1 if OTG_PL=1 and 0 when OTG_PL=0.

If boost is active using the OTG pin, Boost Mode is initiated even if the HZ_MODE=1. The HZ_MODE bit overrides the OPA_MODE bit.

Table 13. Enabling Boost

Boost COT Control

The IC uses a constant on-time and valley current detect to regulate VBUS. The regulator achieves excellent transient response by employing current-mode modulation. This technique causes the regulator to exhibit a load line. During COT Mode, the output voltage drops slightly as the input current rises. With a constant V_{BAT} , this appears as a constant output resistance.

The "droop" caused by the output resistance when a load is applied allows the regulator to respond smoothly to load transient with no undershoot from the load line. This can be seen in and Figure 10

Figure 10. Output Resistance (R_{OUT})

At V $_{\mathsf{BAT}}$ =2.7V, and I $_{\mathsf{LOAD}}$ =200mA, V $_{\mathsf{BUS}}$ would drop to:

 V_{OUT} =5.15-0.327 \cdot 0.2=5.085V EQ.1B

PFM Mode

If VBUS>VREF_{BOOST} (nominally 5.07V) when the valley current comes to 0, the regulator enters PFM Mode. Boost pulses are inhibited until V_{BUS}<VREF_{BOOST}. Once V_{BUS}<VREF_{BOOST}, boost pulses are allowed for one or several times until V_{BUS}>VREF_{BOOST}. Therefore the regulator behaves like a burst mode regulator, with the average of its output voltage ripple at 5.07V in PFM Mode.

Table 14. Boost PWM Operating States

Startup

When the boost regulator is shut down, current flow is prevented from V_{BAT} to V_{BUS} , as well as reverse flow from V_{BUS} to V_{BAT} .

LIN State

When EN rises, if V_{BAT} >UVLO_{BST}, the regulator attempts to bring PMID within 200mV of VBAT using an internal 450mA current source from VBAT (LIN State). If PMID has not achieved V_{BAT}- 200mV after 500µs, a FAULT state

is initiated.

SS State

When PMID>V_{BAT}-200mV, the boost regulator begins switching with a SS modulator. The output slews up slowly and smoothly until V_{BUS} =VREF $_{\text{BOOST}}$.

If the output fails to achieve set point (VBST) within SS time, normally 128µs, a fault state is initiated.

BST State

This is the normal operating mode of the regulator. The regulator uses a constant on-time and valley current detect modulation scheme. The minimum t_{ON} is proportional to *OUT* $\overline{OUT} - \overline{VN}$ *V* $\frac{V_{OUT} - V_{IN}}{V_{T}}$, which keeps the regulator's switching

frequency reasonably constant in CCM.

To ensure the VBUS does not pump significantly above the regulation point, the boost switch remains off as long as $FB > V_{REF}$.

Boost Faults

If a Boost FAULT OCCURS:

- 1. OPA_MODE bit is reset.
- 2. The power stage is in High-Impedance Mode.
- 3. The FAULT bits (REG0[2:0]) are set per Table 15.

Restart After Boost Faults

If boost was enabled with the OPA MODE bit and OTG EN=0, Boost Mode can only be enabled through subsequent I²C commands since OPA_MODE is reset on boost faults. If OTG_EN=1 and the OTG pin is still ACTIVE (see Table 13), the boost restarts after a 5.2ms delay, as shown in Figure 11. If the fault condition persists, restart is attempted every 10ms until the fault clears or an $I²C$ command disables the boost.

Table 15. Fault Bits During Boost Mode

Figure 11. Boost Response Attempting to Start into VBUS Short Circuit (Times in µs)

VREG Pin

The 1.8V regulated output on this pin can be disabled through I^2C by setting the DIS_VREG bit (REG5[6]). VREG can supply up to 2mA. This circuit, which is powered from PMID, is enabled only when PMID>VBAT and does not drain current from the battery. During boost, VREG is off. It is also off when the HZ_MODE bit (REG1[1])=1.

Monitor Register (Reg10H)

Additional status monitoring bits enable the host processor to have more visibility into the status of the IC. The monitor bits are real-time status indicators.

I ²C Interface

The DIO59015's serial interface is compatible with Standard, Fast, Fast Plus, and High-Speed Mode I2C-Busspecifications.TheSCLlineisaninputandtheSDAlineisabi-directional open-drain output; it can only pull down the bus when active. The SDA line only pulls LOW during data reads and signaling ACK. All data is shifted in MSB (bit 7) first.

Slave Address

Table 16. I²C Slave Address Byte

Part Type								
DIO59015								R/W

In hex notation, the slave address assumes a 0LSB. The hex slave address for the DIO59015 is D4H and is D6H for all other parts in the family.

Bus Timing

As shown in Figure 12, data is normally transferred when SCL is LOW. Data is clocked in on the rising edge of SCL. Typically, data transitions shortly at or after the falling edge of SCL to allow ample time for the data to set up before the next SCL rising edge.

Figure 12. Data Transfer Timing

Each bus transaction begins and ends with SDA and SCLHIGH.A transaction begins with a START condition, which is defined as SDA transitioning from 1 to 0 with SCLHIGH, as shown in Figure 13.

Figure 13. Start Bit

A transaction ends with a STOP condition, which is defined as SDA transitioning from 0 to 1 with SCL HIGH, as shown in Figure 14.

Figure 14. Stop Bit

During a read from theDIO59015(Figure 16,Figure 17), the master issues a Repeated Start after sending the register address and before resending the slave address. The Repeated Start is a 1-to-0transition on SDA while SCL is HIGH, as shown in Figure 15.

High-Speed (HS) Mode

The protocols for High-Speed(HS), Low-Speed(LS), and Fast-Speed(FS) Modes are identical except the bus speed for HS Mode is 3.4MHz. HS Mode is entered when the bus master sends the HS master code 00001XXX after a start condition. The master code is sent in Fast or Fast Plus Mode (less than1MHz clock); slaves do not ACK this transmission.

The master then generates a repeated start condition (Figure 15) that causes all slaves on the bus to switch to HS Mode. The master then sends I^2C packets, as described above, using the HS Mode clock rate and timing. The bus remains in HS Mode until a stop bit (Figure14) is sent by the master. While in HS Mode, packets are separated by repeated start conditions (Figure 15).

Register Bit Definitions

1 CONTROL0 Register (0x00) Default Value=X1XX0XXX

3 OREG Register (0x02) Default Value=0000 1010 (0Ah)

4 IC_INFO Register (0x03) Default Value=1001 0100 (94h)

5 IBAT Register (0x04) Default Value=1000 1001 (89h)

7 Register (0x07) Default Value=0000 0001 (01h)

8 MONITOR Register (0x10h)

PCB Layout Recommendations

Bypass capacitors should be placed as close to the IC as possible. In particular, the total loop length for CMID should be minimized to reduce overshoot and ringing on the SW, PMID, and VBUS pins. All power and ground pins must be routed to their bypass capacitors, using top copper whenever possible. Copper area connecting to the IC should be maximized to improve thermal performance if possible.

Physical Dimensions: TQFN3*3-16

