



SINGLE CHANNEL SMART LOAD SWITCH

Description

The DIODES™ DML3012LDC load switch provides a component and area-reducing solution for efficient power domain switching with inrush current limit via soft-start. In addition to integrated control functionality with ultra-low on-resistance, this device offers system safeguards and monitoring via fault protection and power good signaling. This cost-effective solution is ideal for power management and hot-swap applications requiring low power consumption in a small footprint.

Applications

- Portable electronics and systems
- Notebook and tablet computers
- Telecom, networking, medical, and industrial equipment
- Set-top boxes, servers, and gateways
- · Hot-swap devices and peripheral ports

Features and Benefits


- Advanced Controller with Charge Pump
- Integrated N-Channel MOSFET with Ultra-Low Ron
- Input Voltage Range 0.5V to 20V
- Soft-Start via Controlled Slew Rate
- Adjustable Slew Rate Control
- Power Good Signal
- Thermal Shutdown
- V_{CC} Undervoltage Lockout
- Short-Circuit Protection
- Extremely Low Standby Current
- Load Bleed (Quick Discharge)
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative. https://www.diodes.com/quality/product-definitions/

Mechanical Data


- Package: V-DFN3030-12
- Package Material: Molded Plastic, "Green" Molding Compound.
 UL Flammability Classification Rating 94V-0
- Moisture Sensitivity: Level 1 per J-STD-020
- Terminals: Finish NiPdAu over Copper Leadframe. Solderable per MIL-STD-202, Method 208 (24)
- Weight: 0.024 grams (Approximate)



Top View



Bottom View



Ordering Information (Note 4)

Part Number	Package	Tape Width	Tape Pitch	Packing	
Fait Number	Package	rape widin	width lape Pitch		Carrier
DML3012LDC-7A	V-DFN3030-12 (Type B)	12mm	8mm	1,500	Tape & Reel
DML3012LDC-7	V-DFN3030-12 (Type B)	8mm	4mm	3,000	Tape & Reel

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.
- 4. For packaging details, go to our website at https://www.diodes.com/design/support/packaging/diodes-packaging/.



Marking Information

Site 1

V-DFN3030-12 (Type B)



LS312 = Product Type Marking Code YYWW = Date Code Marking YY = Last Two Digits of Year (ex: 22 = 2022) WW = Week Code (01 to 53)

Site 2

V-DFN3030-12 (Type B)



LS312 = Product Type Marking Code YWX = Date Code Marking Y = Year (ex: 2 = 2022) W = Week (ex: a = Week 27; z Represents Week 52 and 53) X = Internal Code (ex: U = Monday)

Date Code Key


ĺ	Year	2022	2023	2024	2025	2026	2027	2028	2029	2030	2031	2032	2033
I	Code	2	3	4	5	6	7	8	9	0	1	2	3

Week	1-26	27-52	53
Code	A-Z	a-z	Z

Internal Code	Sun	Mon	Tue	Wed	Thu	Fri	Sat
Code	Т	U	V	W	X	Υ	Z




Typical Application Circuit



Pin Description

Pin Number	Pin Name	Pin Function
1, 13	V _{IN}	Drain of internal MOSFET, Pin 1 must connect to Pin 13.
2	EN	Active-high digital input used to turn on the MOSFET, pin has an internal pulldown resistor to GND.
3	V _{CC}	Supply voltage to controller (3.0V to 5.5V).
4	GND	Controller ground.
5	SR	Slew rate adjustment; Please refer to CSR vs. Vout rising time table.
6	PG	Active-high, open-drain output that indicates when the gate of the MOSFET is fully charged, external pullup resistor $\geq 1 \text{k}\Omega$ to an external voltage source required; tie to GND if not used.
7	BLEED	Load bleed connection, must be tied to V_{OUT} either directly or through a resistor $\leq 1k\Omega$.
8 to 12	V _{OUT}	Source of internal MOSFET connected to load.

Function Block Diagram





Absolute Maximum Rating

Parameter	Rating
V _{IN} , BLEED, V _{OUT} to GND	-0.3V to 24V
EN, Vcc, SR, PG to GND	-0.3V to 6V
IMAX_DC	15A
Junction Temperature (T _J)	-40°C to +125°C
Storage Temperature (T _S)	-65°C to +150°C

^{*}IMAX_DC defined as the maximum steady state current the load switch can pass at room ambient temperature without entering thermal lockout.

Recommended Operating Ranges

Parameter	Rating		
Supply Voltage (Vvcc)	3V to 5.5V		
Input Voltage (V _{VIN})	0.5V to 20V		
Ambient Temperature (T _A)	-40°C to +85°C		
Package Thermal Resistance (Θ _{JC})	3.5°C/W		
Package Thermal Resistance (ΘJA)	30°C/W		

Electrical Characeristics ($T_A = +25$ °C, $V_{VCC} = 3.3V$, $V_{VIN} = 5V = V_{TERM}$, $C_{VIN} = 1\mu F$, $C_{VOUT} = 0.1\mu F$, $C_{VCC} = 1\mu F$, $C_{SR} = 1n F$, unless otherwise specified.)

Symbol	Parameter	Conditions		Тур	Max	Unit
V_{VIN}	Input Voltage	_	0.5	_	20	V
Vvcc	Supply Voltage	_	3.0	_	5.5	V
	V Dunamia Cumalu Cumant	VEN = VVCC = 3V, VVIN = 20V	_	150	250	μΑ
I_{DYN}	V _{CC} Dynamic Supply Current	VEN = VVCC = 5.5V, VVIN = 1.8V	_	190	350	μΑ
	V 01 11 0 1 0 1	V _V CC = 3V, V _{EN} = 0V	_	0.1	1	μΑ
ISTBY	Vcc Shutdown Supply Current	Vvcc = 5.5V, Ven = 0V	_	0.1	2	μA
VENH	EN High Level Voltage	Vvcc = 3V to 5.5V	2.0	_	_	V
VENL	EN Low Level Voltage	Vvcc = 3V to 5.5V	_	_	0.8	V
	Blood Basistanas	Vvcc = 3V, Ven = 0V	90	120	150	Ω
RBLEED	Bleed Resistance	Vvcc = 5.5V, Ven = 0V	70	100	130	Ω
	51 15: 1 1 0 1	Vvcc = Ven = 3V, Vvin = 1.8V	_	3	_	μA
IBLEED	Bleed Pin Leakage Current	V _{VCC} = V _{EN} = 3V, V _{VIN} = 20V	_	32	_	μA
V _{PGL}	PG Output Low Voltage	V _{VCC} = 3V, I _{SINK} = 5mA	_	_	0.2	V
lpg	PG Output Leakage Current	Vvcc = 3V, Vterm = 3.3V	_	_	100	nA
Switching Device						
		Vvcc = 3.3V, VviN = 1.8V	_	6.1	9	mΩ
		Vvcc = 3.3V, Vvin = 5V	_	5.9	9	mΩ
Davi	Outlink On Otata Basistana	Vvcc = 3.3V, VviN = 12V	_	5.8	9	mΩ
Ron	Switch On-State Resistance	Vvcc = 5V, Vvin = 1.8V	_	4.8	7	mΩ
		Vvcc = 5V, Vvin = 5V	_	4.8	7	mΩ
		Vvcc = 5V, Vvin = 12V	_	4.8	7	mΩ
ILEAK	Input Shutdown Supply Current	VEN = 0V, VVIN = 20V	_	_	10	μA
RPDEN	EN Pulldown Resistance	_	50	100	150	kΩ
Fault Prote	ction					
Тотр	Thermal Shutdown Threshold	Vvcc = 3V to 5.5V	_	+145	_	°C
Тотрнуѕ	Thermal Shutdown Hysteresis	V _V CC = 3V to 5.5V	_	+20		°C
Vuvlo	Vcc Lockout Threshold	Vcc Falling	2.3	2.55	2.8	V
Vuvlohys	V _{CC} Lockout Hysteresis	V _{CC} Rising	_	200	_	mV
1/-	Short-Circuit Protection Threshold	V _V CC = 3.3V, V _V IN = 0.5V	170	240	350	mV
Vscp	Short-Circuit Protection Infeshold	V _V CC = 3.3V, V _V IN = 20V	100	250	500	mV



Switching Characeristics ($T_A = +25$ °C, $V_{TERM} = V_{VCC} = 5V$, $R_{PG} = 100k\Omega$, $R_{VOUT} = 10\Omega$, $C_{VIN} = 1\mu$ F, $C_{VOUT} = 0.1\mu$ F, $C_{VCC} = 1\mu$ F, $C_{SR} = 1$ nF, unless otherwise specified.)

Symbol	Parameter	Condition	Min	Тур	Max	Unit	
V _{VIN} = 1.8V		·					
4	Output Turn-On Delay Time	Vvcc = 3.3V	_	390	_		
ton	Output Turn-On Delay Time	V _{VCC} = 5V	_	290	_		
	Output Turn Off Dalay Time	Vvcc = 3.3V		0.5	_	μs	
toff	Output Turn-Off Delay Time	Vvcc = 5V		0.5	_		
	Power Good Turn-On Time	Vvcc = 3.3V		0.7	_		
tpgon	Power Good Turn-On Time	Vvcc = 5V		0.7	_	ms	
	Power Good Turn-Off Time	Vvcc = 3.3V	_	20	_	20	
tpgoff	Power Good Turn-Oil Time	V _{VCC} = 5V		10	_	ns	
CD		Vvcc = 3.3V	_	9	_	Is\//o	
SR	Output Slew Rate	Vvcc = 5V	_	9	_	kV/s	
V _{VIN} = 12V		·					
	Outrout Torre On Dalay Times	Vvcc = 3.3V	_	395	_		
ton	Output Turn-On Delay Time	Vvcc = 5V	_	295	_		
	Output Turn Off Dalay Time	Vvcc = 3.3V	_	0.5	_	μs	
toff	Output Turn-Off Delay Time	V _{VCC} = 5V	_	0.5	_		
	Davis Cand Time On Time	Vvcc = 3.3V	_	1.1	_		
tpgon	Power Good Turn-On Time	Vvcc = 5V	_	1.1	_	ms	
	Davier Coad Time Off Time	Vvcc = 3.3V	_	20	_		
tpgoff	Power Good Turn-Off Time	Vvcc = 5V	_	10		ns	
CD	Outrot Class Bata	V _{VCC} = 3.3V	_	6.5	_	13775	
SR	Output Slew Rate	Vvcc = 5V	_	6.5		kV/s	





Figure 1 Timing Diagram




Performance Characteristics (@TA = +25°C, unless otherwise specified.)


Supply Dynamic Current vs. Input Voltage




Supply Dynamic Current vs. Supply Voltage




Bleed Resistance vs. Supply Voltage



Bleed Leakage Current vs. Input Voltage



ON Resistance vs. Input Voltage





Performance Characteristics (@TA = +25°C, unless otherwise specified.) (continued)

Turn ON Response

 V_{VIN} = 1.8V, V_{VCC} = 3.3V, V_{EN} = 0V to 3.3V, R_L = 10Ω



Turn ON Response

 $V_{VIN} = 5.0 V, \, V_{VCC} = 3.3 V, \, V_{EN} = 0 V$ to 3.3 V, $R_L = 10 \Omega$



Turn ON Response

 $V_{VIN} = 12V$, $V_{VCC} = 3.3V$, $V_{EN} = 0V$ to 3.3V, $R_L = 10\Omega$



Turn OFF Response

 V_{VIN} = 1.8V, V_{VCC} = 3.3V, V_{EN} = 3.3V to 0V, R_L = 10Ω



Turn OFF Response

 V_{VIN} = 5.0V, V_{VCC} = 3.3V, V_{EN} = 3.3V to 0V, R_L = 10Ω



Turn OFF Response

 V_{VIN} = 12V, V_{VCC} = 3.3V, V_{EN} = 3.3V to 0V, R_L = 10Ω





Performance Characteristics (@TA = +25°C, unless otherwise specified.) (continued)

Turn ON Response

 V_{VIN} = 1.8V, V_{VCC} = 5.0V, V_{EN} = 0V to 3.3V, R_L = 10Ω



Turn ON Response

 $V_{VIN} = 5.0 V, \, V_{VCC} = 5.0 V, \, V_{EN} = 0 V$ to 3.3V, $R_L = 10 \Omega$



Turn ON Response

 $V_{VIN} = 12V$, $V_{VCC} = 5.0V$, $V_{EN} = 0V$ to 3.3V, $R_L = 10\Omega$




Turn OFF Response

 V_{VIN} = 1.8V, V_{VCC} = 5.0V, V_{EN} = 3.3V to 0V, R_L = 10Ω




Turn OFF Response

 V_{VIN} = 5.0V, V_{VCC} = 5.0V, V_{EN} = 3.3V to 0V, R_L = 10Ω



Turn OFF Response

 V_{VIN} = 12V, V_{VCC} = 5.0V, V_{EN} = 3.3V to 0V, R_L = 10Ω





Application Information

General Description

The DML3012LDC is a single-channel load switch with a controlled adjustable turn-on and integrated PG indicator in a 12-pin V-DFN3030-12 (Type B) package. The device contains an N-channel MOSFET that can operate over an input voltage range of 0.5V to 20V and can support a maximum continuous current of 15A. The wide-input voltage range and high-current capability enable the device to be used across multiple designs and end equipment. $5m\Omega$ on-resistance minimizes the voltage drop across the load switch and power loss from the load switch.

The controlled rise time for the device greatly reduces inrush current by large bulk load capacitances thereby reducing or eliminating power supply drop. The adjustable slew rate through SR provides the design flexibility to trade off the inrush current and power up timing requirements. Integrated PG indicator notifies the system about the status of the load switch to facilitate seamless power sequencing. During shutdown, the device has very low leakage current thereby reducing unnecessary leakages for downstream modules during standby. The DML3012LDC also has an embedded 100Ω on-chip resistor on BLEED pin for quick discharge of the output when switch is disabled.

Enable Control

The DML3012LDC device allows for enabling the MOSFET in an active-high configuration. When the Vcc supply pin has an adequate voltage applied, and the EN pin is at logic high level, the MOSFET is enabled. Similarly, when the EN pin is at logic low level, the MOSFET is disabled. An internal pulldown resistor to ground on the EN pin ensures that the MOSFET disables when not being driven.

Power Sequencing

The DML3012LDC device functions with power sequence. The performance of output turn-on delay may vary from what specified. To achieve the specified performance, recommended power sequences are:

- 1.) $V_{CC} \rightarrow V_{IN} \rightarrow V_{EN}$
- 2.) $V_{IN} \rightarrow V_{CC} \rightarrow V_{EN}$
- 3.) Vcc = Vin → Ven

Load Bleed (Quick Discharge)

The DML3012LDC device has an internal bleed discharge device, which is used to bleed the charge off from the load to ground after the MOSFET is disabled. The bleed discharge device is enabled whenever the MOSFET is disabled. The MOSFET and the bleed device are never concurrently active.

The BLEED pin must connect to V_{OUT} either directly or through an external resistor, R_{EXT} . R_{EXT} must not exceed $1k\Omega$ and can be used to increase the total bleed resistance.

To ensure that the power dissipated across R_{BLEED} is kept at safe level, dissipated power of R_{BLEED} needs to be detail calculated. The maximum continuous power that dissipates across R_{BLEED} is 0.4W. R_{EXT} can be used to decrease the amount of power dissipated across R_{BLEED}.

Adjustable Rise Time (Slew Rate Control)

The DML3012LDC device has controlled rise time for inrush current control. A capacitor to ground on the SR pin adjusts the rise time. Without a capacitor on SR, the rise time is at its minimum for fastest timing. An approximate equation for the relationship between Csr, VVIN, and rise time when Vcc is set to 5V is shown in Equation 1. As shown in Figure 1, rise time defined as from 10% to 90% measurement on Vout.

 $t_R = K1 \times ((C_{SR} + K2) \times V_{VIN})/I_{SR}$

Where: K1 = 0.066 and K2 = 0.04

CSR is the ramp-up control setting capacitor in nF

 $I_{SR} = 0.5\mu A$ is SR pin output current t_R is the total ramp time in ms



Application Information (continued)

Table 1 contains rise time values measured on a typical device. Rise times shown below are only valid for the power-up sequence 1.

Table 1. Rise Time vs SR Capacitor

	Rise Time (ms) $V_{CC} = 5V, C_L = 0.1 \mu F, R_L = 10\Omega, +25^{\circ}C; Measure V_{OUT} rising time from 10% to 90% V_{VIN}$					
C _{SR}						
	$V_{VIN} = 20V$	V _{VIN} = 12V	V _{VIN} = 5V	V _{VIN} = 3.3V	$V_{VIN} = 1.8V$	
0 (floating)	0.431	0.369	0.268	0.224	0.161	
0.22nF	0.497	0.37	0.269	0.224	0.161	
0.47nF	1.12	0.615	0.269	0.224	0.161	
1nF	2.53	1.52	0.501	0.257	0.16	
2.2nF	5.84	3.46	1.39	0.835	0.345	
4.7nF	12.73	7.56	3.15	1.97	0.928	

Note: An SR Capacitor less than 47nF for system success startup recommended.

Power Good

The DML3012LDC device has a power good output (PG) that can be used to indicate when the gate of the MOSFET is driven high and the switch is on with the on-resistance close to its final value (full load ready). The PG pin is an active-high, open-drain output that requires an external pullup resistor, Rpg, greater than or equal to $1k\Omega$ to an external voltage source, VTERM, compatible with input levels of those devices connected to this pin. Equation 2 approximately shows the relationship between Csr, VVIN, and PG turn-on time, tpg_on.

$$t_{PG\ ON}=K3\times t_R+K4$$

Where:

- tpg_on is the PG turn-on time (ms)
- K3 / K4 is constant, which is K3 = 1.23 and K4 = 0.6

Table 2 contains PG turn-on time values measured on a typical device. PG turn-on times shown below are valid for the power-up sequence 1.

Table 2. PG Turn-On Time vs SR Capacitor

Csr	PG Turn-On Time (ms) $V_{CC} = 5V, C_L = 0.1 \mu F, R_L = 10 \Omega, R_{PG} = 100 k \Omega, +25 °C$						
	V _{VIN} = 20V	V _{VIN} = 12V	$V_{VIN} = 5V$	$V_{VIN} = 3.3V$	V _{VIN} = 1.8V		
0 (floating)	1.27	1.09	0.904	0.845	0.781		
0.22nF	1.34	1.09	0.904	0.844	0.779		
0.47nF	1.96	1.34	0.904	0.844	0.779		
1nF	3.64	2.28	1.14	0.88	0.779		
2.2nF	7.8	4.73	2.12	1.51	0.99		
4.7nF	16.66	9.84	4.13	2.79	1.65		

The power good output can be used as the enable signal for other active-high devices in the system. This allows for guaranteed by design power sequencing and reduces the number of enable signals required from the system controller. If the power good feature is not used in the application, the PG pin must tie to GND.

Short-Circuit Protection

The DML3012LDC device is equipped with short-circuit protection that is used to help protect the part and the system from a sudden high-current event, such as the output, Vout, being shorted to ground. This circuitry is only active when the gate of MOSFET is fully charged.

Once active, the circuitry monitors the difference in the voltage on the V_{IN} pin and the voltage on the BLEED pin. In order for the V_{OUT} voltage to be monitored through the BLEED pin, it is required that BLEED pin be connected to V_{OUT} either directly or through a resistor, R_{EXT} , which should not exceed $1k\Omega$. With the BLEED pin connected to V_{OUT} , the short-circuit protection is able to monitor the voltage drop across the MOSFET.

If the voltage drop across the MOSFET is greater than or equal to the short-circuit protection threshold voltage, the MOSFET is immediately turned off, and the load bleed is activated. The part remains latched in this off state until EN toggled or Vcc supply voltage cycled at which point the MOSFET turns on delay and slew rate. The current through the MOSFET that causes a short-circuit event can be calculated by dividing the short-circuit protection threshold by expected on-resistance of the MOSFET.



Application Information (continued)

Thermal Shutdown

The DML3012LDC device has equipped thermal shutdown protection for internally or externally generated excessive temperatures. This circuitry is disabled when EN is not active to reduce standby current. When an overtemperature condition detected, the MOSFET immediately turns off, and the load bleed is active.

The part comes out of thermal shutdown when the junction temperature decreases to a safe operating temperature as dictated by the thermal hysteresis. Upon exiting a thermal shutdown state and if EN remains active, the MOSFET turns on in a controlled fashion with the normal output turn-on delay and slew rate.


Undervoltage Lockout

The DML3012LDC device has equipped undervoltage lockout protection. DML3012LDC turns the MOSFET off and activates the load bleed when the input voltage, V_{CC}, is less than or equal to the undervoltage lockout threshold. This circuitry is disabled when EN is not active to reduce standby current.

If the V_{CC} voltage rises above the undervoltage lockout threshold and EN remains active, the MOSFET turns on in a controlled fashion with the normal output turn-on delay and slew rate.

PCB Layout Consideration


- 1. Place the input/output capacitors CVIN and CVOUT as close as possible to the VIN and VOUT pins.
- 2. The power traces, which are VIN trace, VOUT trace, and GND trace, should be short, wide, and direct for minimize parasitic inductance.
- 3. Place feedback resistance RBLEED as close as possible to BLEED pin.
- 4. The SR trace must be as short as possible to reduce parasitic capacitance.
- 5. Place Cvcc capacitor near the device pin.
- 6. Connect the signal ground to the GND pin, and keep a single connection from GND pin to the power ground behind the input or output capacitors.
- 7. For better power dissipation, via holes are recommend to connect the exposed pad's landing area to a large copper polygon on the other side of the PCB. The copper polygons and exposed pad shall connect to V_{IN} pin on the printed circuit board.





Package Outline Dimensions

Please see http://www.diodes.com/package-outlines.html for the latest version.




V-DFN3030-12							
Type B							
Dim	Min Max Typ						
Α	0.77	0.85	0.80				
A1	0.00	0.05	0.02				
A3	-		0.203				
b	0.20	0.30	0.25				
D	2.95	3.05	3.00				
D2	2.60	2.80	2.70				
Е	2.95	3.05	3.00				
E2	1.90	2.10	2.00				
е	().50BSC					
k			0.20				
L	0.25	0.35	0.30				
Z			0.125				
All I	Dimens	ions in	mm				

Suggested Pad Layout

Please see http://www.diodes.com/package-outlines.html for the latest version.

V-DFN3030-12 (Type B)



Dimensions	Value (in mm)
С	0.50
Х	0.32
X1	0.45
X2	2.86
Х3	2.82
Υ	0.48
Y1	2.10
Y2	3.30