

Spread-Spectrum Crystal Multiplier

General Description

The DS1080L is a low-jitter, crystal-based clock generator with an integrated phase-locked loop (PLL) to generate spread-spectrum clock outputs from 16MHz to 134MHz. The device is pin-programmable to select the clock multiplier rate as well as the dither magnitude. The DS1080L has a spread-spectrum disable mode and a power-down mode to conserve power.

Applications

Automotive

Cable Modems

Cell Phones

Computer Peripherals


Copiers

Infotainment

PCs

Printers

_Pin Configuration



_ Features

- Generates Spread-Spectrum Clocks from 16MHz to 134MHz
- Selectable Clock Multiplier Rates of 1x, 2x, and 4x
- Center Spread-Spectrum Dithering
- Selectable Spread-Spectrum Modulation Magnitudes of ±0.5%, ±1.0%, and ±1.5%
- Spread-Spectrum Disable Mode
- Low Cycle-to-Cycle Jitter
- Power-Down Mode with High-Impedance Output
- Low Power Consumption
- ♦ 3.0V to 3.6V Single-Supply Operation
- ♦ -40°C to +125°C Temperature Operation
- ♦ Small 8-Lead µSOP Package

PART TEMP RANGE PIN-PACKAGE 80LU+ -40°C to +125°C 8 μSOP

Ordering Information

DS1080LU+	-40°C to +125°C	8 µSOP	
DS1080LU/V+	-40°C to +125°C	8 µSOP	
DS1080LU/V+T	-40°C to +125°C	8 µSOP	
DS1080LU+T	-40°C to +125°C	8 µSOP	

+Denotes a lead(Pb)-free/RoHS-compliant package. /V denotes an automotive qualified part. T = Tape and reel.

Spread-Spectrum Crystal Multiplier

ABSOLUTE MAXIMUM RATINGS

Voltage on Vcc Relative to GND-0.3V to +4.3V Voltage on Any Lead Relative

to GND-0.3V to (V_{CC} + 0.3V), not to exceed +4.3V Continuous Power Dissipation ($T_A = +70^{\circ}C$) Operating Temperature Range-40°C to +125°C Lead Temperature (soldering, 10s)+300°C Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

PARAMETER SYMBOL CONDITIONS MIN ТҮР MAX (Note 1) Supply Voltage 3.0 3.6 Vcc 0.8 x V_{CC} + Input Logic 1 Vін Vcc 0.3 0.2 x VGND -Input Logic 0 VIL 0.3 Vcc Input Logic Open $0V < V_{IN} < V_{CC}$ (Note 2) IIF ±1 $0V < V_{IN} < V_{CC}$ (Note 3) Input Leakage ±80 ١L $f_{SSO} < 67 MHz$ 15 SSO Load $67MHz \le f_{SSO} < 101MHz$ 10 Csso 101MHz ≤ fsso < 134MHz 7 Crystal or Clock Input 16.0 33.4 fin Frequency Crvstal ESR 90 XESR Clock Input Duty Cycle FINDC 40 60 Crystal Parallel Load C_L (Note 4) 18 Capacitance

 $(T_A = -40^{\circ}C \text{ to } + 125^{\circ}C, \text{ unless otherwise noted.})$

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = +3.0V to +3.6V, T_A = -40°C to +125°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ	MAX	UNITS
Supply Current	ICC1	C _{SSO} = 15pF, SSO = 16MHz			15	mA
Power-Down Current	Iccq	$\overline{PDN} = GND$, all input pins open			200	μA
Output Leakage (SSO)	loz	$\overline{PDN} = GND$	-1		+1	μA
Low-Level Output Voltage (SSO)	V _{OL}	I _{OL} = 4mA			0.4	V
High-Level Output Voltage (SSO)	VOH	I _{OH} = -4mA	2.4			V
Input Capacitance (X1/X2)	CIN	(Note 5)		5		pF

UNITS

V

V

V

μΑ

μΑ

рF

MHz

Ω

%

рF

Spread-Spectrum Crystal Multiplier

AC ELECTRICAL CHARACTERISTICS

(V_{CC} = +3.0 to +3.6V, T_A = -40°C to +125°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS
SSO Duty Cycle	SSODC Measured at $V_{CC}/2$, CMSEL = 0		EL = 0 or open	40		60	%
330 Duty Cycle	330DC	Measured at $V_{CC}/2$, CMSEL = 1		30		70	/0
Rise Time	t _R	(Note 6)			1.6		ns
Fall Time	tF	(Note 6)			1.6		ns
Peak Cycle-to-Cycle Jitter	tj	f _{SSO} = 16MHz, T _A = -40 to +85°C, 10,000 cycles (Note 5)			75		ps
Power-Up Time	^t POR	PDN pin (Note 7)	16MHz			20	
			33.4MHz			11	- ms
Power-Down Time	t <u>PDN</u>	PDN pin (Notes 8 and 9)				100	ns
Dither Rate	fdither	(Note 9)			f _{IN} /992		

Note 1: All voltages referenced to ground.

Note 2: Maximum source/sink current applied to input to be considered an open. Typical voltage range between 0.4 x V_{CC} and 0.55 x V_{CC}.

Note 3: Applicable to pins CMSEL, SMSEL, and PDN.

Note 4: See information about C_{L1} and C_{L2} in the Applications Information section at the end of the data sheet.

Note 5: Not production tested.


Note 6: For 7pF load.

Note 7: Time between PDN deasserted to output active.

Note 8: Time between PDN asserted to output high impedance.

Note 9: Guaranteed by design.

Spread-Spectrum Crystal Multiplier




Typical Operating Characteristics

Spread-Spectrum Crystal Multiplier

Pin Description

PIN	NAME	FUNCTION
1	X1	Crystal Drive/Clock Input. A crystal with the proper loading capacitors is connected across X1 and X2. Instead of a crystal, a clock can be applied at the X1 input.
2	GND	Signal Ground
3	CMSEL	Clock Multiplier Select. Tri-level digital input. 0 = 1x Open = 2x 1 = 4x
4	SMSEL	Spread-Spectrum Magnitude Select. Tri-level digital input. $0 = \pm 0.5\%$ Open = $\pm 1.0\%$ $1 = \pm 1.5\%$
5	PDN	Power-Down/Spread-Spectrum Disable. Tri-level digital input. 0 = Power-Down/SSO Three-Stated Open = Power-Up/Spread Spectrum Disabled 1 = Power-Up/Spread Spectrum Enabled
6	SSO	Spread-Spectrum Clock Multiplier Output. Outputs a 1x, 2x, or 4x spread-spectrum version of the crystal or clock applied at the X1/X2 pins.
7	Vcc	Supply Voltage
8	X2	Crystal Drive Output. A crystal with the proper loading capacitors is connected across X1 and X2. If a clock is connected to X1, then X2 should be left open circuit.



Block Diagram

Spread-Spectrum Crystal Multiplier

Detailed Description

The DS1080L is a crystal multiplier with center spreadspectrum capability. A 16MHz to 33.4MHz crystal is connected to the X1 and X2 pins. Alternately, a 16MHz to 33.4MHz clock can be applied to X1 in place of the crystal. In such applications, X2 would be left open circuit. Using the CMSEL input, the user selects whether the attached crystal or input clock is multiplied by 1, 2, or 4. The DS1080L is capable of generating spreadspectrum clocks from 16MHz to 134MHz.

The PLL can dither the output clock about its center frequency at a user-selectable magnitude. Using the SMSEL input, the user selects the dither magnitude. The PDN input can be used to place the device into a low-power standby mode where the SSO output is tristated. If the PDN pin is open, the SSO output is active but the spread-spectrum dithering is disabled. The spread-spectrum dither rate is fixed at f_{IN} / 992 to keep the dither rate above the audio frequency range. On power-up, the output clock (SSO) remains three-stated until the PLL reaches a stable frequency (fsso) and dither (f_{DITHER}).

Applications Information

Crystal Selection

The DS1080L requires a parallel resonating crystal operating in the fundamental mode, with an ESR of less than 90Ω . The crystal should be placed very close to the device to minimize excessive loading due to parasitic capacitances.

Oscillator Input

When driving the DS1080L using an external oscillator clock, consider the input (X1) to be high impedance.

Crystal Capacitor Selection

The load capacitors C_{L1} and C_{L2} are selected based on the crystal specifications (from the data sheet of the crystal used). The crystal parallel load capacitance is calculated as follows:

$$C_{L} = \frac{C_{L1} \times C_{L2}}{C_{L1} + C_{L2}} + C_{IN}$$
Equation 1

For the DS1080L use $C_{L1} = C_{L2} = C_{LX}$.

In this case, the equation then reduces to:

$$C_L = \frac{C_L \chi}{2} + C_{IN}$$
 Equation 2

where $C_{L1} = C_{L2} = C_{LX.}$

Equation 2 is used to calculate the values of C_{L1} and C_{L2} based on values on C_L and C_{IN} noted in the data sheet electrical specifications.

Power-Supply Decoupling

To achieve best results, it is highly recommended that a decoupling capacitor is used on the IC power-supply pins. Typical values of decoupling capacitors are 0.001 μ F and 0.1 μ F. Use a high-quality, ceramic, surface-mount capacitor, and mount it as close as possible to the V_{CC} and GND pins of the IC to minimize lead inductance.





Figure 1. Spread-Spectrum Frequency Modulation

Spread-Spectrum Crystal Multiplier

Typical Operating Circuit



Layout Considerations

As noted earlier, the crystal should be placed very close to the device to minimize excessive loading due to parasitic capacitances. Care should also be taken to minimize loading on pins that could be open as a programming option (SMSEL and CMSEL). Coupling on inputs due to clocks should be minimized.

Package Information

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
8 µSOP	U8+1	<u>21-0036</u>	<u>90-0092</u>