


DS1746/DS1746P integrated Y2K-Compliant, Nonvolatile Timekeeping RAMs

FEATURES

- Integrated NV SRAM, Real-Time Clock, Crystal, Power-Fail Control Circuit, and Lithium Energy Source
- Clock Registers are Accessed Identically to the Static RAM. These Registers are Resident in the Eight Top RAM Locations.
- Century Byte Register (i.e., Y2K Compliant)
- Totally Nonvolatile with Over 10 Years of Operation in the Absence of Power
- BCD-Coded Century, Year, Month, Date, Day, Hours, Minutes, and Seconds with Automatic Leap Year Compensation Valid Up to the Year 2100
- Battery Voltage-Level Indicator Flag .
- Power-Fail Write Protection Allows for $\pm 10\%$ V_{CC} Power Supply Tolerance
- Lithium Energy Source is Electrically Disconnected to Retain Freshness Until Power is Applied for the First Time
- **DIP Module Only** Standard JEDEC Byte-Wide 128k x 8 Static **RAM** Pinout
- PowerCap Module Board Only Surface Mountable Package for Direct Connection to PowerCap Containing Battery and Crystal Replaceable Battery (PowerCap) Power-On Reset Output Pin-for-Pin Compatible with Other Densities of DS174xP Timekeeping RAM
- Also Available in Industrial Temperature Range: -40°C to +85°C
- Underwriters Laboratories (UL) Recognized

PIN CONFIGURATIONS



PIN NAME			
PDIP	PowerCap	NAME	FUNCTION
1,30	1, 33, 34	N.C.	No Connection
2	3	A16	
3	32	A14	
4	30	A12	
5	25	A7	
6	24	A6	
7	23	A5	
8	22	A4	
9	21	A3	
10	20	A2	Address Input
11	19	A1	
12	18	A0	
23	28	A10	
25	29	A11	
26	27	A9	
27	26	A8	
28	31	A13	
31	2	A15	
13	16	DQ0	
14	15	DQ1	
15	14	DQ2	
17	13	DQ3	Data Input/Output
18	12	DQ4	
19	11	DQ5	
20	10	DQ6	
21	9	DQ7	
16	17	GND	Ground
22	8	CE	Active-Low Chip Enable Input
24	7	ŌĒ	Active-Low Output Enable Input
29	6	WE	Active-Low Write-Enable Input
32	5	V _{CC}	Power-Supply Input
	4	RST	Active-Low Power-Fail Output, Open Drain. Requires a pullup resistor for
	4	КОТ	proper operation.
		X1, X2,	Crystal Connection, V _{BAT} Battery Connection. UL recognized to ensure
—		V_{BAT}	against reverse charging when used with a lithium battery
		V BAT	(www.maximintegrated.com/qa/info/ul/)

PIN DESCRIPTION

	VOLTAGE			
PART	RANGE (V)	TEMP RANGE	PIN-PACKAGE	TOP MARK [†]
DS1746-70+	5.0	0°C to +70°C	32 EDIP (0.740a)	DS1746+070
DS1746-70IND+	5.0	-40°C to +85°C	32 EDIP (0.740a)	DS1746+070 IND
DS1746P-70+	5.0	0°C to +70°C	34 PowerCap*	DS1746P+70
DS1746P-70IND+	5.0	-40°C to +85°C	34 PowerCap*	DS1746P+070 IND
DS1746W-120+	3.3	0°C to +70°C	32 EDIP (0.740a)	DS1746W+120
DS1746W-120IND+	3.3	-40°C to +85°C	32 EDIP (0.740a)	DS1746W+120 IND
DS1746WP-120+	3.3	0°C to +70°C	34 PowerCap*	DS1746WP+120
DS1746WP-120IND+	3.3	-40°C to +85°C	34 PowerCap*	DS1746WP+120 IND

ORDERING INFORMATION

+Denotes a lead(Pb)-free/RoHS-compliant package. The top mark will include a "+" symbol on lead-free devices.

*DS9034-PCX+ or DS9034I-PCX+ required (must be ordered separately).

† An "IND" anywhere on the top mark denotes an industrial temperature grade device.

DESCRIPTION

The DS1746 is a full-function, year-2000-compliant (Y2KC), real-time clock/calendar (RTC) and 128k x 8 nonvolatile static RAM. User access to all registers within the DS1746 is accomplished with a byte-wide interface as shown in Figure 1. The RTC information and control bits reside in the eight uppermost RAM locations. The RTC registers contain century, year, month, date, day, hours, minutes, and seconds data in 24-hour binary-coded decimal (BCD) format. Corrections for the date of each month and leap year are made automatically. The RTC clock registers are double buffered to avoid access of incorrect data that can occur during clock update cycles. The double-buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1746 also contains its own power-fail circuitry, which deselects the device when the V_{CC} supply is in an out of tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low V_{CC} as errant access and update cycles are avoided.




Figure 1. Block Diagram

PACKAGES

The DS1746 is available in two packages (32-pin DIP and 34-pin PowerCap module). The 32-pin DIP style module integrates the crystal, lithium energy source, and silicon all in one package. The 34-pin PowerCap Module Board is designed with contacts for connection to a separate PowerCap (DS9034PCX) that contains the crystal and battery. This design allows the PowerCap to be mounted on top of the DS1746P after the completion of the surface mount process. Mounting the PowerCap after the surface mount process prevents damage to the crystal and battery due to the high temperatures required for solder reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap Module Board and PowerCap are ordered separately and shipped in separate containers.

CLOCK OPERATIONS—READING THE CLOCK

While the double-buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1746 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a one is written into the read bit, bit 6 of the century register (see Table 2). As long as a one remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double-buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1746 registers are updated simultaneously after the internal clock register updating process has been re-enabled. Updating is within a second after the read bit is written to zero. The READ bit must be a zero for a minimum of 500µs to ensure the external registers will be updated.

V _{CC}	CE	ŌĒ	WE	MODE	DQ	POWER
	V _{IH}	Х	Х	Deselect	High-Z	Standby
$\mathbf{V} > \mathbf{V}$	V _{IL}	Х	V _{IL}	Write	Data In	Active
V _{CC} >V _{PF}	V _{IL}	V _{IL}	V _{IH}	Read	Data Out	Active
	V _{IL}	V_{IH}	V _{IH}	Read	High-Z	Active
V _{SO} <v<sub>CC<v<sub>PF</v<sub></v<sub>	Х	Х	Х	Deselect	High-Z	CMOS Standby
V _{CC} <v<sub>SO<v<sub>PF</v<sub></v<sub>	Х	Х	Х	Deselect	High-Z	Data-Retention Mode

Table 1. Truth Table

SETTING THE CLOCK

As shown in Table 2, bit 7 of the Control register is the W (write) bit. Setting the W bit to 1 halts updates to the device registers. The user can subsequently load correct date and time values into all eight registers, followed by a write cycle of 00h to the Control register to clear the W bit and transfer those new settings into the clock, allowing timekeeping operations to resume from the new set point.

Again referring to Table 2, bit 6 of the Control register is the R (read) bit. Setting the R bit to 1 halts updates to the device registers. The user can subsequently read the date and time values from the eight registers without those contents possibly changing during those I/O operations. A subsequent write cycle of 00h to the Control register to clear the R bit allows timekeeping operations to resume from the previous set point.

The pre-existing contents of the Control register bits 0:5 (Century value) are ignored/unmodified by a write cycle to Control if either the W or R bits are being set to 1 in that write operation.

The pre-existing contents of the Control register bits 0:5 (Century value) will be modified by a write cycle to Control if the W bit is being cleared to 0 in that write operation.

The pre-existing contents of the Control register bits 0:5 (Century value) will not be modified by a write cycle to Control if the R bit is being cleared to 0 in that write operation.

STOPPING AND STARTING THE CLOCK OSCILLATOR

The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The \overrightarrow{OSC} bit is the MSB (bit 7) of the seconds registers (see Table 2). Setting it to a one stops the oscillator.

FREQUENCY TEST BIT

As shown in Table 2, bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic "1" and the oscillator is running, the LSB of the seconds register will toggle at 512 Hz. When the seconds register is being read, the DQ0 line will toggle at the 512 Hz frequency as long as conditions for access remain valid (i.e., \overline{CE} low, \overline{OE} low, \overline{WE} high, and address for seconds register remain valid and stable).

CLOCK ACCURACY (DIP MODULE)

The DS1746 is guaranteed to keep time accuracy to within ± 1 minute per month at 25°C. The RTC is calibrated at the factory by Maxim using nonvolatile tuning elements, and does not require additional calibration. For this reason, methods of field clock calibration are not available and not necessary. The electrical environment also affects clock accuracy and caution should be taken to place the RTC in the lowest-level EMI section of the PC board layout. For additional information, refer to Application Note 58.

FT = Frequency Test

BF = Battery Flag

CLOCK ACCURACY (PowerCap MODULE)

The DS1746 and DS9034PCX are each individually tested for accuracy. Once mounted together, the module will typically keep time accuracy to within ± 1.53 minutes per month (35 ppm) at 25°C. The electrical environment also affects clock accuracy and caution should be taken to place the RTC in the lowest-level EMI section of the PC board layout. For additional information, refer to Application Note 58.

ADDRESS				DA	ГА			FUNCTION	RANGE		
ADDRE55	B7	B6	B5	B4	B3	B2	B1	B0	FUNCTION	RANGE	
1FFFF		10 Y	′ear			Ye	ar		Year	00-99	
1FFFE	Х	Х	Х	10 Month		Мо	nth		Month	01-12	
1FFFD	Х	Х	10 Date			Date				01-31	
1FFFC	BF	FT	Х	Х	Х	X Day				01-07	
1FFFB	Х	Х	10	Hour		Hc	our		Hour	00-23	
1FFFA	Х		10 Minutes			Minu	utes		Minutes	00-59	
1FFF9	OSC		10 Seconds	8	Seconds				Seconds	00-59	
1FFF8	W	R	10 C	entury	Century			Century	00-39		
									•		

Table 2. Register Map

OSC = Stop Bit

W = Write Bit

Note: All indicated "X" bits are not used but must be set to "0" during a write cycle to ensure proper clock operation.

RETRIEVING DATA FROM RAM OR CLOCK

R = Read Bit

X = See Note

The DS1746 is in the read mode whenever \overline{OE} (output enable) is low, \overline{WE} (write enable) is high, and \overline{CE} (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data will be available at the DQ pins within t_{AA} after the last address input is stable, providing that the \overline{CE} and \overline{OE} access times and states are satisfied. If \overline{CE} or \overline{OE} access times and states are not met, valid data will be available at the latter of chip enable access (t_{CEA}) or at output enable access time (t_{OEA}). The state of the data input/output pins (DQ) is controlled by \overline{CE} and \overline{OE} . If the outputs are activated before t_{AA}, the data lines are driven to an intermediate state until t_{AA}. If the address inputs are changed while \overline{CE} and \overline{OE} remain valid, output data will remain valid for output data hold time (t_{OH}) but will then go indeterminate until the next address access.

WRITING DATA TO RAM OR CLOCK

The DS1746 is in the write mode whenever \overline{WE} , and \overline{CE} are in their active state. The start of a write is referenced to the latter occurring transition of \overline{WE} , or \overline{CE} . The addresses must be held valid throughout the cycle. \overline{CE} or \overline{WE} must return inactive for a minimum of t_{WR} prior to the initiation of another read or write cycle. Data in must be valid t_{DS} prior to the end of write and remain valid for t_{DS} afterward. In a typical application, the \overline{OE} signal will be high during a write cycle. However, \overline{OE} can be active provided that care is taken with the data bus to avoid bus contention. If \overline{OE} is low prior to \overline{WE} transitioning low the data bus can become active with read data defined by the address inputs. A low transition on \overline{WE} will then disable the output t_{WEZ} after \overline{WE} goes active.

DATA-RETENTION MODE

The 5V device is fully accessible and data can be written or read only when V_{CC} is greater than V_{PF} . However, when V_{CC} is below the power-fail point, V_{PF} , (point at which write protection occurs) the internal clock registers and SRAM are blocked from any access. At this time the power fail reset output signal (RST) is driven active and will remain active until V_{CC} returns to nominal levels. When V_{CC} falls below the battery switch point V_{SO} (battery supply level), device power is switched from the V_{CC} pin to the backup battery. RTC operation and SRAM data are maintained from the battery until V_{CC} is returned to nominal levels. The 3.3V device is fully accessible and data can be written or read only when V_{CC} is greater than V_{PF} . When V_{CC} falls below the power fail point, V_{PF} , access to the device is inhibited. At this time the power fail reset output signal (RST) is driven active and will remain active until V_{CC} returns to nominal levels. If V_{PF} is less than V_{SO} , the device power is switched from V_{CC} to the backup supply (V_{BAT}) when V_{CC} drops below V_{PF} . If V_{PF} is greater than V_{SO} the device power is switched from V_{CC} to the backup supply (V_{BAT}) when V_{CC} drops below V_{PF} . If V_{PF} is greater than V_{SO} the device power is switched from V_{CC} to the backup supply (V_{BAT}) when V_{CC} drops below V_{SO} . RTC operation and SRAM data are maintained from the battery until V_{CC} is returned to nominal levels. The RST signal is an open drain output and requires a pull up. Except for the RST, all control, data, and address signals must be powered down when V_{CC} is powered down.

BATTERY LONGEVITY

The DS1746 has a lithium power source that is designed to provide energy for clock activity, and clock and RAM data retention when the V_{CC} supply is not present. The capability of this internal power supply is sufficient to power the DS1746 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is 10 years at 25°C with the internal clock oscillator running in the absence of V_{CC} power. Each DS1746 is shipped from Maxim with its lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level greater than V_{PF} , the lithium energy source is enabled for battery backup operation. Actual life expectancy of the DS1746 will be much longer than 10 years since no lithium battery energy is consumed when V_{CC} is present.

BATTERY MONITOR

The DS1746 constantly monitors the battery voltage of the internal battery. The Battery Flag bit (bit 7) of the day register is used to indicate the voltage level range of the battery. This bit is not writable and should always be a one when read. If a zero is ever present, an exhausted lithium energy source is indicated and both the contents of the RTC and RAM are questionable.

ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Pin Relative to Ground	
5.5V Version	-0.3V to +6.0V
3.3V Version	-0.3V to +4.6V
Storage Temperature Range	
EDIP	-40°C to +85°C
PowerCap	55°C to +125°C
Lead Temperature (soldering, 10s)	+260°C
Note: EDIP is hand or wave-soldered only.	
Soldering Temperature (reflow, PowerCap)	+260°C

This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

OPERATING RANGE

RANGE	TEMP RANGE	V _{CC}
Commercial	0° C to +70°C, Noncondensing	3.3V ±10% or 5V ±10%
Industrial	-40°C to +85°C, Noncondensing	3.3V ±10% or 5V ±10%

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Logic 1 Voltage All Inputs $V_{CC} = 5V \pm 10\%$	V_{IH}	2.2		$V_{CC} + 0.3V$	V	1
$V_{CC} = 3.3V \pm 10\%$	V_{IH}	2.0		$V_{CC} + 0.3V$	V	1
Logic 0 Voltage All Inputs $V_{CC} = 5V \pm 10\%$	V_{IL}	-0.3		0.8	V	1
$V_{CC} = 3.3V \pm 10\%$	V _{IL}	-0.3		0.6	V	1

DC ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V \pm 10%, T_A = Over the Operating Range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	Icc			85	mA	2, 3, 10
$TTL Standby Current$ $(\overline{CE} = V_{IH})$	Icc ₁			6	mA	2, 3
$\frac{\text{CMOS Standby Current}}{(\overline{\text{CE}} \ge V_{\text{CC}} - 0.2\text{V})}$	Icc ₂			4	mA	2, 3
Input Leakage Current (any input)	I_{IL}	-1		+1	μΑ	
Output Leakage Current (any output)	I _{OL}	-1		+1	μΑ	
Output Logic 1 Voltage $(I_{OUT} = -1.0 \text{ mA})$	V _{OH}	2.4				1
Output Logic 0 Voltage $(I_{OUT} = +2.1 \text{ mA})$	V _{OL}			0.4		1
Write Protection Voltage	V_{PF}	4.25		4.50	V	1
Battery Switchover Voltage	V_{SO}		V_{BAT}			1,4

DC ELECTRICAL CHARACTERISTICS

(V_{cc} = 3.3V ±10%, T_A = Over the Operating Range.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Active Supply Current	Icc			30	mA	2, 3, 10
$TTL Standby Current$ $(\overline{CE} = V_{IH})$	Icc ₁			2	mA	2, 3
$\frac{\text{CMOS Standby Current}}{(\overline{\text{CE}} \ge V_{\text{CC}} - 0.2\text{V})}$	Icc ₂			2	mA	2, 3
Input Leakage Current (any input)	I _{IL}	-1		+1	μΑ	
Output Leakage Current (any output)	I _{OL}	-1		+1	μΑ	
Output Logic 1 Voltage (I _{OUT} = -1.0 mA)	V _{OH}	2.4				1
Output Logic 0 Voltage $(I_{OUT} = +2.1 \text{ mA})$	V _{OL}			0.4		1
Write Protection Voltage	V_{PF}	2.80		2.97	V	1
Battery Switchover Voltage	V _{SO}		V _{BAT} or V _{PF}		V	1, 4

AC CHARACTERISTICS—READ CYCLE (5V)


(V_{CC} = 5.0V \pm 10%, T_A = Over the Operating Range.)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	70			ns	
Address Access Time	t _{AA}			70	ns	
CE to DQ Low-Z	$t_{\rm CEL}$	5			ns	
CE Access Time	t _{CEA}			70	ns	
CE Data Off Time	t _{CEZ}			25	ns	
\overline{OE} to DQ Low-Z	t _{OEL}	5			ns	
OE Access Time	t _{OEA}			35	ns	
OE Data Off Time	t _{OEZ}			25	ns	
Output Hold from Address	t _{OH}	5			ns	

AC CHARACTERISTICS—READ CYCLE (3.3V) ($V_{CC} = 3.3V \pm 10\%$, $T_A = Over the Operating Range.$)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Read Cycle Time	t _{RC}	120			ns	
Address Access Time	t _{AA}			120	ns	
$\overline{\text{CE}}$ to DQ Low-Z	$t_{\rm CEL}$	5			ns	
CE Access Time	t_{CEA}			120	ns	
CE Data Off Time	t_{CEZ}			40	ns	
OE to DQ Low-Z	t _{OEL}	5			ns	
OE Access Time	t _{OEA}			100	ns	
OE Data Off Time	t _{OEZ}			35	ns	
Output Hold from Address	t _{OH}	5			ns	

READ CYCLE TIMING DIAGRAM



AC CHARACTERISTICS—WRITE CYCLE (5V)

(V_{CC} = 5.0V \pm 10%, T_A = Over the Operating Range.)


PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Write Cycle Time	t _{WC}	70			ns	
Address Setup Time	t _{AS}	0			ns	
WE Pulse Width	$t_{\rm WEW}$	50			ns	
$\overline{\text{CE}}$ Pulse Width	$t_{\rm CEW}$	60			ns	
Data Setup Time	t _{DS}	30			ns	
Data Hold Time	t _{DH1}	0			ns	8
Data Hold Time	t _{DH2}	0			ns	9
WE Data Off Time	t_{WEZ}			25	ns	
Write Recovery Time	t _{WR1}	5			ns	8
Write Recovery Time	t _{WR2}	5			ns	9

AC CHARACTERISTICS—WRITE CYCLE (3.3V)


(V_{CC} = $3.3V \pm 10\%$, T_A = Over the Operating Range.)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Write Cycle Time	t _{WC}	120			ns	
Address Setup Time	t _{AS}	0		120	ns	
WE Pulse Width	t_{WEW}	100			ns	
$\overline{\text{CE}}$ Pulse Width	$t_{\rm CEW}$	110			ns	
$\overline{\text{CE}}$ and CE2 Pulse Width	t _{CEW}	110			ns	
Data Setup Time	t _{DS}	80			ns	
Data Hold Time	$t_{\rm DH1}$	0			ns	8
Data Hold Time	t _{DH2}	0			ns	9
WE Data Off Time	t_{WEZ}			40	ns	
Write Recovery Time	t _{WR1}	5			ns	8
Write Recovery Time	t _{WR2}	10			ns	9

WRITE CYCLE TIMING DIAGRAM, WRITE-ENABLE CONTROLLED



WRITE CYCLE TIMING DIAGRAM, CHIP-ENABLE CONTROLLED




POWER-UP/DOWN AC CHARACTERISTICS—5V

(V_{CC} = 5.0V \pm 10%, T_A = Over the Operating Range.)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
$\overline{\text{CE}}$ or $\overline{\text{WE}}$ at V _H Before Power-Down	t _{PD}	0			μs	
V_{CC} Fall Time: $V_{PF(MAX)}$ to $V_{PF(MIN)}$	t _F	300			μs	
V_{CC} Fall Time: $V_{PF(MIN)}$ to V_{SO}	t _{FB}	10			μs	
V_{CC} Rise Time: $V_{PF(MIN)}$ to $V_{PF(MAX)}$	t _R	0			μs	
Power-Up Recover Time	t _{REC}			35	ms	
Expected Data-Retention Time (Oscillator ON)	t _{DR}	10			years	5, 6

POWER-UP/DOWN TIMING (5V DEVICE)




POWER-UP/DOWN CHARACTERISTICS—3.3V

(V_{CC} = $3.3V \pm 10\%$, T_A = Over the Operating Range.)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
$\overline{\text{CE}}$ or $\overline{\text{WE}}$ at V _H , Before Power-Down	t _{PD}	0			μs	
V_{CC} Fall Time: $V_{PF(MAX)}$ to $V_{PF(MIN)}$	t _F	300			μs	
V_{CC} Rise Time: $V_{PF(MIN)}$ to $V_{PF(MAX)}$	t _R	0			μs	
V_{PF} to \overline{RST} High	t _{REC}			35	ms	
Expected Data-Retention Time (Oscillator ON)	t _{DR}	10			years	5, 6

POWER-UP/DOWN WAVEFORM TIMING (3.3V DEVICE)



$(1_{A} = +25 \text{ G})$							
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES	
Capacitance on All Input Pins	C _{IN}			14	pF		
Capacitance on All Output Pins	Co			10	pF		

AC TEST CONDITIONS

Output Load: 50pF + 1TTL Gate Input Pulse Levels: 0 to 3.0V Timing Measurement Reference Levels: Input: 1.5V Output: 1.5V Input Pulse Rise and Fall Times: 5ns

NOTES:

- 1) Voltages are referenced to ground.
- 2) Typical values are at +25°C and nominal supplies.
- 3) Outputs are open.
- 4) Battery switchover occurs at the lower of either the battery terminal voltage or V_{PF} .
- 5) Data-retention time is at $+25^{\circ}$ C.
- 6) Each DS1746 has a built-in switch that disconnects the lithium source until V_{CC} is first applied by the user. The expected t_{DR} is defined for DIP modules and assembled PowerCap modules as a cumulative time in the absence of V_{CC} starting from the time power is first applied by the user.
- 7) RTC modules (DIP) can be successfully processed through conventional wave-soldering techniques as long as temperatures as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post-solder cleaning with water-washing techniques is acceptable, provided that ultra-sonic vibration is not used.

In addition, for the PowerCap:

- a) Maxim recommends that PowerCap module bases experience one pass through solder reflow oriented with the label side up ("live-bug").
- b) Hand soldering and touch-up: Do not touch or apply the soldering iron to leads for more than 3 seconds. To solder, apply flux to the pad, heat the lead frame pad, and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflows, and use a solder wick to remove solder.
- 8) t_{WR1} , t_{DH1} are measured from \overline{WE} going high.
- 9) t_{WR2} , t_{DH2} are measured from \overline{CE} going high.
- 10) $t_{WC} = 200$ ns.

PACKAGE INFORMATION

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
32 EDIP	MDF32+1	<u>21-0245</u>	—
34 PWRCP	PC2+6	<u>21-0246</u>	