



General Description

The DS1842A integrates the discrete high-voltage components necessary for avalanche photodiode (APD) bias and monitor applications. A precision voltage-divider network is used in conjunction with an external DC-DC controller and FET to create a boost DC-DC converter. A current clamp limits current through the APD and also features an external shutdown. The precision voltage-divider network is provided for precise control of the APD bias voltage. The device also includes a dual current mirror to monitor the APD current.

Applications

APD Biasing GPON ONU and OLT **Features**


- ♦ 76V Maximum Boost Voltage
- ♦ Current Monitor with a Wide 1µA to 2mA Range, Fast 50ns Time Constant, and 10:1 and 5:1 Ratio
- ♦ 2mA Current Clamp with External Shutdown
- ♦ Precision Voltage Feedback
- **♦ Multiple External Filtering Options**
- ♦ 3mm x 3mm, 14-Pin TDFN Package with Exposed Pad

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS1842AN+	-40°C to +85°C	14 TDFN-EP*
DS1842AN+T&R	-40°C to +85°C	14 TDFN-EP*

⁺Denotes a lead(Pb)-free/RoHS-compliant package. T&R = Tape and reel.

Typical Application Circuit



^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

Voltage Range on CLAMP	
Relative to GND	0.3V to +12V
Voltage Range on MIRIN, MIROUT, FBIN	
MIR1, and MIR2 Relative to GND	0.3V to +80V
Voltage Range on FBOUT Relative to GND	0.3V to +6.0V

Continuous Power Dissipation ($TA = +70^{\circ}C$)	
TDFN (derate 24.4mW/°C above +70°C)	1951.2mW
Operating Junction Temperature Range	40°C to +150°C
Storage Temperature Range	55°C to +135°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TDFN

Junction-to-Ambient Thermal Resistance (θ_{JA}).......41°C/W Junction-to-Case Thermal Resistance (θ_{JC})......8°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLAMP Voltage	VCLAMP		0		11	V
CLAMP Threshold	VCLT		1.25	1.8	2.35	V
Maximum MIROUT Current	IMIROUT	CLAMP = low	1.8	2.75	3.85	mA
		CLAMP = high			10	μΑ
MIR1 to MIROUT Ratio	K _{MIR1}	15V < V _{MIRIN} < 76V, I _{MIROUT} > 1μA	0.096	0.100	0.104	A/A
MIR2 to MIROUT Ratio	K _{MIR2}	15V < V _{MIRIN} < 76V, I _{MIROUT} > 1μA	0.192	0.200	0.208	A/A
MIR1, MIR2 Rise Time (20%/80%)	tRC	(Note 2)		30		ns
Shutdown Temperature	TSHDN	(Note 3)		+150		°C
Hysteresis Temperature	THYS	(Note 3)		5		°C
Leakage on CLAMP	IIL		-1		+1	μΑ
Resistor-Divider Ratio (R ₁ /R ₂)	K _R	$T_A = +25^{\circ}C$, $V_{FBIN} = 76V$	59.5		60.25	
Resistor-Divider Tempco				±50		ppm/°C
Resistor-Divider End-to-End Resistance	R _{RES}	T _A = +25°C, V _{FBIN} = 76V	308	385	481	kΩ


Note 2: Rising MIROUT transition from $10\mu A$ to 1mA; $V_{MIRIN} = 40V$, $2.5k\Omega$ load.


Note 3: Not production tested. Guaranteed by design.


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$


















Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$











Pin Configuration

Block Diagram





Pin Description

PIN	NAME	FUNCTION
1	MIR1	Current Mirror Monitor Output, 10:1 Ratio
2	MIR2	Current Mirror Monitor Output, 5:1 Ratio
3, 6, 7	GND	Ground Connection for Device. Connect directly to ground plane.
4	FBOUT	Feedback Output. Resistor-divider output.
5	CLAMP	Clamp Input. Disables the current mirror output (MIROUT).
8–11 N.C. No Connection 12 FBIN Feedback Input. Resistor-divider input.		No Connection
		Feedback Input. Resistor-divider input.
13	13 MIRIN Current Mirror Input 14 MIROUT Current Mirror Output. Connect to APD bias pin.	
14		
_	EP	Exposed Pad. Connect directly to the same ground plane as GND.

Detailed Description

The DS1842A contains discrete high-voltage components required to create an APD bias voltage and to monitor the APD bias current. The device's mirror outputs are a current that is a precise ratio of the output current across a large dynamic range. The mirror response time is fast enough to comply with GPON Rx burst-mode monitoring requirements. The device has a built-in current-limiting feature to protect APDs. The

APD current can also be shut down by CLAMP or thermal shutdown. The resistor-divider is used in conjunction with a DC-DC boost controller and FET to precisely create the APD bias voltage.

Current Mirror

The DS1842A has two current mirror outputs. One is a 10:1 mirror connected at MIR1, and the other is a 5:1 mirror connected to MIR2.




Figure 1. Current Clamp from Current Feedback

The mirror output is typically connected to an ADC using a resistor to convert the mirrored current into a voltage. The resistor to ground should be selected such that the maximum full-scale voltage of the ADC is reached when the maximum mirrored current is reached. For example, if the maximum monitored current through the APD is 2mA with a 1V ADC full scale, and the 10:1 mirror is used, then the correct resistor is approximately $5k\Omega$. If both MIR1 and MIR2 are connected together, the correct resistor is $1.6k\Omega$.

The mirror response time is dominated by the amount of capacitance placed on the output. For burst-mode Rx systems where the fastest response times are required (approximately a 50ns time constant), a 3.3pF capacitor and external op amp should be used to buffer the signal sent to the ADC. For continuous mode applications, a 10nF capacitor is all that is required on the output.

Current Clamp

The DS1842A has a current clamping circuit to protect the APD by limiting the amount of current from MIROUT. There are three methods of current clamping available:

1) Internally Defined Current Limit

The device's current clamp circuit automatically clamps the current when it exceeds the maximum MIROUT current.

2) External Shutdown Signal

The CLAMP pin can completely shut down the current from MIROUT. The CLAMP pin is active high.

3) Precise Level Set by External Feedback Circuit

A feedback circuit is used to control the level applied to the CLAMP pin. Figure 1 shows an example feedback circuit.

Thermal Shutdown

As a safety feature, the DS1842A has a thermal-shut-down circuit that turns off the MIROUT and MIRIN currents when the internal die temperature exceeds TSHDN. These currents resume after the device has cooled.

Precision Voltage-Divider

The DS1842A includes a resistor-divider to use as the feedback network for the boost converter. The DS1842A resistor-divider ratio, K_R (R₁/R₂), is tightly controlled, allowing the boost converter output to be set with very high precision. K_R can pair with the DS1875's internal DC-DC boost controller. K_R can also be easily modified by adding external series/parallel resistors; however, the temperature coefficient of the external resistors must be considered.

Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
14 TDFN-EP	T1433+2	21-0137	