



76V, APD, Bias Output Stage with Current Monitoring

DS1842

General Description

The DS1842 integrates the discrete high-voltage components necessary for avalanche photodiode (APD) bias and monitor applications. A switch FET is used in conjunction with an external DC-DC controller to create a boost DC-DC converter. A current clamp limits current through the APD and also features an external shutdown. The device also includes a dual current mirror to monitor the APD current.

Applications

- APD Biasing
- GPON Optical Network Unit and Optical Line Transmission

Features

- ◆ 76V Maximum Boost Voltage
- ◆ Switch FET
- ◆ Current Monitor with a Wide 1µA to 2mA Range, Fast 50ns Time Constant, and 10:1 and 5:1 Ratio
- ◆ 2mA Current Clamp with External Shutdown
- ◆ Multiple External Filtering Options
- ◆ 3mm x 3mm, 14-Pin TDFN Package with Exposed Pad


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
DS1842N+	-40°C to +85°C	14 TDFN-EP*
DS1842N+T&R	-40°C to +85°C	14 TDFN-EP*

+ Denotes a lead(Pb)-free/RoHS-compliant package.
 T&R = Tape and reel.
 *EP = Exposed pad.

Pin Configuration appears at end of data sheet.

Typical Application Circuit



76V, APD, Bias Output Stage with Current Monitoring

ABSOLUTE MAXIMUM RATINGS

Voltage Range on GATE and CLAMP Relative to GND.....	-0.3V to +12V	Continuous Power Dissipation (T _A = +70°C) TDFN (derate 24.4mW/°C above +70°C).....	1951.2mW
Voltage Range on MIRIN, MIROUT, MIR1, and MIR2 Relative to GND.....	-0.3V to +80V	Operating Junction Temperature Range	-40°C to +150°C
Voltage Range on LX Relative to GND.....	-0.3V to +85V	Storage Temperature Range	-55°C to +135°C
		Lead Temperature (soldering, 10s)	+300°C
		Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TDFN

Junction-to-Ambient Thermal Resistance (θ _{JA})	41°C/W
Junction-to-Case Thermal Resistance (θ _{JC})	8°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

(T_A = -40°C to +85°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Switching Frequency	f _{SW}		0		1.2	MHz
FET Capacitance	C _{GATE}	V _{GS} = 0V, V _{DS} = 25V		40		pF
	C _{LX}	f _{SW} = 1MHz		90		
FET Gate Resistance	R _G			22		Ω
FET On-Resistance	R _{DSON}	V _{GS} = 3V, I _D = 170mA		4.6	10	Ω
		V _{GS} = 10V, I _D = 170mA		3.7	8	
GATE Voltage	V _{GS}		0		11	V
Switching Current	I _{LX}	Duty cycle = 10%, f _{SW} = 100kHz			680	mA
LX Voltage	V _{LX}				80	V
LX Leakage	I _{IL(LX)}	V _{GATE} = 0V, V _{LX} = 76V	-1		+1	μA
CLAMP Voltage	V _{CLAMP}		0		11	V
CLAMP Threshold	V _{CLT}		2	4	7	V
Maximum MIROUT Current	I _{MIROUT}	CLAMP = low	1.75	2.6	4	mA
		CLAMP = high			10	μA
MIR1 to MIROUT Ratio	K _{MIR1}	I _{MIROUT} = 1mA	0.095	0.100	0.105	A/A
		I _{MIROUT} = 1μA	0.094	0.100	0.106	
		15V < V _{MIRIN} < 76V				
MIR2 to MIROUT Ratio	K _{MIR2}	I _{MIROUT} = 1mA	0.190	0.200	0.210	A/A
		I _{MIROUT} = 1μA	0.188	0.200	0.212	
		15V < V _{MIRIN} < 76V				
MIR1, MIR2 Rise Time (20%/80%)	t _{RC}	(Note 2)		30		ns
Shutdown Temperature	T _{SHDN}	(Note 3)		+150		°C
Leakage on GATE and CLAMP	I _{IL}		-1		+1	μA

Note 2: Rising MIROUT transition from 10μA to 1mA; V_{MIRIN} = 40V, 2.5kΩ load.









Note 3: Guaranteed by design; not production tested.

76V, APD, Bias Output Stage with Current Monitoring

DS1842

Typical Operating Characteristics



($T_A = +25^\circ\text{C}$, unless otherwise noted.)



76V, APD, Bias Output Stage with Current Monitoring

Typical Operating Characteristics (continued)


(T_A = +25°C, unless otherwise noted.)



Pin Description

PIN	NAME	FUNCTION
1	MIR1	Current Mirror Monitor Output, 10:1 Ratio
2	MIR2	Current Mirror Monitor Output, 5:1 Ratio
3	N.C.	No Connection. Can be connected to GND for compatibility with the DS1842A.
4, 9-12	N.C.	No Connection. Not internally connected.
5	CLAMP	Clamp Input. Disables the current mirror output (MIROUT).
6	GATE	FET Gate Connection
7	GND	Ground
8	LX	FET Drain Connection. Connect to switching inductor.
13	MIRIN	Current Mirror Input
14	MIROUT	Current Mirror Output. Connect to APD bias pin.
—	EP	Exposed Pad. Connect to ground.

Block Diagram



76V, APD, Bias Output Stage with Current Monitoring




Figure 1. Current Clamp from Current Feedback

Detailed Description

The DS1842 contains discrete high-voltage components required to create an APD bias voltage and to monitor the APD bias current. The device's mirror outputs are a current that is a precise ratio of the output current across a large dynamic range. The mirror response time is fast enough to comply with GPON Rx burst-mode monitoring requirements. The device has a built-in current-limiting feature to protect APDs. The APD current can also be shut down by CLAMP or thermal shutdown. The internal FET is used in conjunction with a DC-DC boost controller to precisely create the APD bias voltage.

Current Mirror

The DS1842 has two current mirror outputs. One is a 10:1 mirror connected at MIR1, and the other is a 5:1 mirror connected to MIR2.

The mirror output is typically connected to an ADC using a resistor to convert the mirrored current into a voltage. The resistor to ground should be selected such that the maximum full-scale voltage of the ADC is reached when the maximum mirrored current is reached. For example, if the maximum monitored current through the APD is 2mA with a 1V ADC full scale,

and the 10:1 mirror is used, then the correct resistor is approximately 5k Ω . If both MIR1 and MIR2 are connected together, the correct resistor is 1.6k Ω .

The mirror response time is dominated by the amount of capacitance placed on the output. For burst-mode Rx systems where the fastest response times are required (approximately a 50ns time constant), a 3.3pF capacitor and external op amp should be used to buffer the signal sent to the ADC. For continuous mode applications, a 10nF capacitor is all that is required on the output.

Current Clamp

The DS1842 has a current clamping circuit to protect the APD by limiting the amount of current from MIROUT. There are three methods of current clamping available.

1) Internally Defined Current Limit

The device's current clamp circuit automatically clamps the current when it exceeds ICLAMP.

2) External Shutdown Signal

The CLAMP pin can completely shut down the current from MIROUT. The CLAMP pin is active high.

3) Precise Level Set by External Feedback Circuit

A feedback circuit is used to control the level applied to the CLAMP pin. Figure 1 shows an example feedback circuit.

Thermal Shutdown


As a safety feature, the DS1842 has a thermal-shutdown circuit that turns off the MIROUT and MIRIN currents when the internal die temperature exceeds TSHDN. These currents resume after the device has cooled.

Switch FET and Diode

The DS1842 switching FET is designed to complement the DS1875 controller's built-in DC-DC boost controller. Other DC-DC converters are also compatible, including the MAX1932. APD biasing of 16V to 76V can be achieved using the DS1842.

76V, APD, Bias Output Stage with Current Monitoring

Pin Configuration



Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
14 TDFN-EP	T1433+2	21-0137	90-0063