


## DS2148/DS21Q48 5V E1/T1/J1 Line Interface Unit

#### www.maxim-ic.com

#### **FEATURES**

- Complete E1, T1, or J1 Line Interface Unit (LIU)
- Supports Both Long- and Short-Haul Trunks
- Internal Software-Selectable Receive-Side Termination for 75Ω/100Ω/120Ω
- 5V Power Supply
- 32-Bit or 128-Bit Crystal-Less Jitter Attenuator Requires Only a 2.048MHz Master Clock for Both E1 and T1 with Option to Use 1.544MHz for T1
- Generates the Appropriate Line Build-Outs, With and Without Return Loss, for E1 and DSX-1 and CSU Line Build-Outs for T1
- AMI, HDB3, and B8ZS, Encoding/Decoding
- 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz Clock Output Synthesized to Recovered Clock
- Programmable Monitor Mode for Receiver
- Loopbacks and PRBS Pattern Generation/ Detection with Output for Received Errors
- Generates/Detects In-Band Loop Codes, 1 to 16 Bits including CSU Loop Codes
- 8-Bit Parallel or Serial Interface with Optional Hardware Mode
- Multiplexed and Nonmultiplexed Parallel Bus Supports Intel or Motorola
- Detects/Generates Blue (AIS) Alarms
- NRZ/Bipolar Interface for Tx/Rx Data I/O
- Transmit Open-Circuit Detection
- Receive Carrier Loss (RCL) Indication (G.775)
- High-Z State for TTIP and TRING
- 50mA (RMS) Current Limiter

#### **PIN CONFIGURATION**



#### ORDERING INFORMATION

PART	CHANNEL	TEMP RANGE	PIN- PACKAGE
<b>DS2148</b> TN	Single	-40°C to +85°C	44 TQFP
DS2148TN+	Single	-40°C to +85°C	44 TQFP
DS2148T	Single	0°C to +70°C	44 TQFP
DS2148T+	Single	0°C to +70°C	44 TQFP
DS2148GN	Single	-40°C to +85°C	49 CSBGA
DS2148GN	Single	-40°C to +85°C	49 CSBGA
DS2148G	Single	0°C to +70°C	49 CSBGA
DS2148G+	Single	Single 0°C to +70°C 49 CSE	
<b>DS21Q48</b> N	Four	-40°C to +85°C	144 CSBGA
DS21Q48	Four	Four 0°C to +70°C 144 CS	

<sup>+</sup> Denotes lead-free/RoHS-compliant package.

**Note:** Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, click here: <a href="www.maxim-ic.com/errata">www.maxim-ic.com/errata</a>.

1 of 73

REV: 011206

## **TABLE OF CONTENTS**

1	DE	ETAILED DESCRIPTION	5
	1.1	FUNCTION DESCRIPTION.	.5
	1.2	DOCUMENT REVISION HISTORY	.6
2	PI	N DESCRIPTION1	10
3	H/	ARDWARE MODE	23
	3.1	REGISTER MAP	
	3.2	PARALLEL PORT OPERATION	
	3.3	SERIAL PORT OPERATION	
4	CC	ONTROL REGISTERS	28
	4.1	DEVICE POWER-UP AND RESET	31
5	ST	TATUS REGISTERS	34
6	DI	AGNOSTICS	39
	6.1	In-Band Loop Code Generation and Detection	
	6.2	LOOPBACKS	
	6.2	2.1 Remote Loopback (RLB)	43
	6.2	2.2 Local Loopback (LLB)	43
	6.2	2.3 Analog Loopback (ALB)	44
	6.2	2.4 Dual Loopback (DLB)	44
	6.3	PRBS GENERATION AND DETECTION	44
	6.4	ERROR COUNTER	44
	6.4	· · · - · · · · · · · · · · · · · · · ·	
	6.5	ERROR INSERTION	
7	AN	NALOG INTERFACE4	
	7.1	RECEIVER	
	7.2 7.3	TRANSMITTER	
	7.4	G.703 SYNCHRONIZATION SIGNAL	
8		S21Q48 QUAD LIU	
9		C CHARACTERISTICS	
		THERMAL CHARACTERISTICS	
	9.1 n ac	C CHARACTERISTICS	
		ACKAGE INFORMATION	
		44-PIN TQFP (56-G4012-001)	
		49-BALL CSGBA (7MM x 7MM) (56-G6006-001)	
	11.0		<i>-</i>

## **LIST OF FIGURES**

-igure 1-1. DS2148 Block Diagram	7
Figure 1-2. Receive Logic	8
Figure 1-3. Transmit Logic	9
Figure 2-1. Parallel Port Mode Pinout (BIS1 = 0, BIS0 = 1 or 0) (TQFP Package)	21
Figure 2-2. Serial Port Mode Pinout (BIS1 = 1, BIS0 = 0) (TQFP Package)	21
Figure 2-3. Hardware Mode Pinout (BIS1 = 1, BIS0 = 1) (TQFP Package)	22
Figure 3-1. Serial Port Operation for Read Access (R = 1) Mode 1	25
Figure 3-2. Serial Port Operation for Read Access Mode 2	25
Figure 3-3. Serial Port Operation for Read Access Mode 3	26
Figure 3-4. Serial Port Operation for Read Access Mode 4	
Figure 3-5. Serial Port Operation for Write Access (R = 0) Modes 1 and 2	27
Figure 3-6. Serial Port Operation for Write Access (R = 0) Modes 3 and 4	27
Figure 7-1. Basic Interface	49
Figure 7-2. Protected Interface Using Internal Receive Termination	50
Figure 7-3. Protected Interface Using External Receive Termination	51
Figure 7-4. E1 Transmit Pulse Template	52
Figure 7-5. T1 Transmit Pulse Template	
Figure 7-6. Jitter Tolerance	54
Figure 7-7. Jitter Attenuation	54
Figure 8-1. 144-Pin CSBGA (17mm x 17mm) Pinout	58
Figure 10-1. Intel Bus Read Timing (PBTS = 0, BIS1 = 0, BIS0 = 0)	62
Figure 10-2. Intel Bus Write Timing (PBTS = 0, BIS1 = 0, BIS0 = 0)	
Figure 10-3. Motorola Bus Timing (PBTS = 1, BIS1 = 0, BIS0 = 0)	63
Figure 10-4. Intel Bus Read Timing (PBTS = 0, BIS1 = 0, BIS0 = 1)	
Figure 10-5. Intel Bus Write Timing (PBTS = 0, BIS1 = 0, BIS0 = 1)	
Figure 10-6. Motorola Bus Read Timing (PBTS = 1, BIS1 = 0, BIS0 = 1)	
Figure 10-7. Motorola Bus Write Timing (PBTS = 1, BIS1 = 0, BIS0 = 1)	66
Figure 10-8. Serial Bus Timing (BIS1 = 1, BIS0 = 0)	67
Figure 10-9. Receive Side Timing	68
Figure 10-10. Transmit Side Timing	69

#### **LIST OF TABLES**

Table 2-1. Bus Interface Selection	
Table 2-2. Pin Assignment in Parallel Port Mode	.10
Table 2-3. Pin Descriptions in Parallel Port Mode (Sorted by Pin Name, DS2148T)	.12
Table 2-4. Pin Assignment in Serial Port Mode	.14
Table 2-5. Pin Descriptions in Serial Port Mode (Sorted by Pin Name, DS2148T)	.15
Table 2-6. Pin Assignment in Hardware Mode	.17
Table 2-7. Pin Description in Hardware Mode (Sorted by Pin Name, DS2148T)	.18
Table 2-8. Loopback Control in Hardware Mode	.20
Table 2-9. Transmit Data Control in Hardware Mode	.20
Table 2-10. Receive Sensitivity Settings	.20
Table 2-11. Monitor Gain Settings	.20
	.20
Table 2-13. MCLK Selection	.20
Table 3-1. Register Map	.23
Table 4-1. MCLK Selection	.29
Table 4-2. Receive Sensitivity Settings	.31
Table 4-3. Backplane Clock Select	.32
Table 4-4. Monitor Gain Settings	.32
Table 4-5. Internal Rx Termination Select	.33
Table 5-1. Received Alarm Criteria	.35
Table 5-2. Receive Level Indication	.38
Table 6-1. Transmit Code Length	.40
Table 6-2. Receive Code Length	.40
Table 6-3. Definition of Received Errors	.44
Table 6-4. Function of ECRS Bits and RNEG Pin	.45
Table 7-1. Line Build-Out Select for E1 in Register CCR4 (ETS = 0)	.48
Table 7-2. Line Build-Out Select for T1 in Register CCR4 (ETS = 1)	.48
Table 7-3. Transformer Specifications for 5V Operation	.48
Table 8-1. DS21Q48 Pin Assignment	. 55
Table 9-1. Recommended DC Operating Conditions	. 59
Table 9-2. Capacitance	. 59
Table 9-3. DC Characteristics	
Table 9-4. Thermal Characteristics—DS21Q48 CSBGA Package	
Table 9-5. Theta-JA (θ <sub>JA</sub> ) vs. Airflow	
Table 10-1. AC Characteristics—Multiplexed Parallel Port (BIS1 = 0, BIS0 = 0)	
Table 10-2. AC Characteristics—Nonmultiplexed Parallel Port (BIS1 = 0, BIS0 = 1)	
Table 10-3. AC Characteristics—Serial Port (BIS1 = 1, BIS0 = 0)	
Table 10-4. AC Characteristics—Receive Side	.68
Table 10-5 AC Characteristics—Transmit Side	69

#### 1 DETAILED DESCRIPTION

The DS2148 is a complete selectable E1 or T1 Line Interface Unit (LIU) for short- and long-haul applications. Throughout the data sheet, J1 is represented wherever T1 exists. Receive sensitivity adjusts automatically to the incoming signal and can be programmed for 0dB to 12dB or 0dB to 43dB for E1 applications and 0dB to 30dB or 0dB to 36dB for T1 applications. The device can generate the necessary G.703 E1 waveshapes in  $75\Omega$  or  $120\Omega$  applications and DSX-1 line built-outs or CSU line built-outs of 0dB, -7.5dB, -15dB, and -22.5dB for T1 applications. The crystal-less onboard jitter attenuator requires only a 2.048MHz MCLK for both E1 and T1 applications (with the option of using a 1.544MHz MCLK in T1 applications). The jitter attenuator FIFO is selectable to either 32 bits or 128 bits in depth and can be placed in either the transmit or receive data paths. An X 2.048MHz output clock synthesized to RCLK is available for use as a backplane system clock (where n = 1, 2, 4, or 8). The DS2148 has diagnostic capabilities such as loopbacks and PRBS pattern generation/detection. 16-bit loop-up and loop-down codes can be generated and detected. The device can be controlled via an 8-bit parallel muxed or nonmuxed port, serial port or used in hardware mode. The device fully meets all of the latest E1 and T1 specifications including ANSI T1.403-1999, ANSI T1.408, AT&T TR 62411, ITU G.703, G.704, G.706, G.736, G.775, G.823, I.431, O.151, O.161, ETSI ETS 300 166, JTG.703, JTI.431, JJ-20.1, TBR12, TBR13, and CTR4.

#### 1.1 Function Description

The analog AMI/HDB3 waveform off the E1 line or the AMI/B8ZS waveform off the T1 line is transformer coupled into the RTIP and RRING pins of the DS2148. The user has the option to use internal software-selectable receive-side termination for  $75\Omega/100\Omega/120\Omega$  applications or external termination. The device recovers clock and data from the analog signal and passes it through the jitter attenuation MUX outputting the received line clock at RCLK and bipolar or NRZ data at RPOS and RNEG. The DS2148 contains an active filter that reconstructs the analog-received signal for the nonlinear losses that occur in transmission. The receive circuitry also is configurable for various monitor applications. The device has a usable receive sensitivity of 0dB to -43dB (E1) and 0dB to -36dB (T1), which allows the device to operate on 0.63mm (22AWG) cables up to 2.5km (E1) and 6k feet (T1) in length. Data input at TPOS and TNEG is sent via the jitter attenuation MUX to the waveshaping circuitry and line driver. The DS2148 will drive the E1 or T1 line from the TTIP and TRING pins via a coupling transformer. The line driver can handle both CEPT 30/ISDN-PRI lines for E1 and long-haul (CSU) or short-haul (DSX-1) lines for T1.

### 1.2 Document Revision History

- 1)  $100\Omega/60\Omega$  termination reversed in *Internal Rx Termination Select* tables, 091799.
- 2) Add DS21Q48 pinout, 092899.
- 3) Correct VSM pin number in Q48 (12 x 12 BGA) from G5 to G4, 120699.
- 4) Add timing diagram for Status Register (write access mode); Add mechanical dimensions for the quad version, 032900.
- 5) Timing diagram for Status Register (write access mode) added; elaboration on burst mode bit; add mechanical dimensions for the quad version, 050300.
- 6) Changes to datasheet to indicate 5V only part, 011801.
- 7) Added supply current measurement; added thermal characteristics of quad package, 092001.
- 8) Corrected typos and removed instances of 3V operation, 082504.
- 9) In *Absolute Maximum Ratings*, changed the spec for soldering temperature from IPC/JEDEC J-STD-020A to J-STD-020; defined the storage temperature range as –55°C to +125°C.
- 10) Added lead-free packages to Ordering Information table on page 1; updated style of data sheet, 011206.

Figure 1-1. DS2148 Block Diagram




Figure 1-2. Receive Logic





Figure 1-3. Transmit Logic



#### **2 PIN DESCRIPTION**

The DS2148 can be controlled in a parallel port mode, a serial port mode, or a hardware mode (<u>Table 2-1</u>, <u>Table 2-2</u>, and <u>Table 2-3</u>). The parallel and serial port modes are described in Section <u>3.2</u> and <u>3.3</u>, and the hardware mode is described below.

**Table 2-1. Bus Interface Selection** 

BIS1	BIS0	PBTS	BUS INTERFACE TYPE
0	0	0	Muxed Intel
0	0	1	Muxed Motorola
0	1	0	Nonmuxed Intel
0	1	1	Nonmuxed Motorola
1	0	-	Serial Port
1	1	-	Hardware

**Table 2-2. Pin Assignment in Parallel Port Mode** 

DS2148T	DS2148G	I/O	PARALLEL
PIN#	PIN#	1/0	PORT MODE
1	C3	I	CS
2	C2	I	$\overline{\text{RD}}(\overline{\text{DS}})$
3	B1	I	$\overline{WR}(R/\overline{W})$
4	D2	I	ALE(AS)
5	C1	I	NA
6	D3	I	NA
7	D1	I/O	A4
8	E1	I	A3
9	F2	I	A2
10	F1	I	A1
11	G1	I	A0
12	E3	I/O	D7/AD7
13	F3	I/O	D6/AD6
14	G2	I/O	D5/AD5
15	F4	I/O	D4/AD4
16	G3	I/O	D3/AD3
17	E4	I/O	D2/AD2
18	G4	I/O	D1/AD1
19	F5	I/O	D0/AD0
20	G5	I	VSM
21	F6	-	$V_{ m DD}$
22	G6	-	$ m V_{SS}$
23	E5	I/O	ĪNT
24	E6	О	PBEO
25	F7	О	RCL/LOTC
26	D6	I	TEST
27	D5	I	RTIP
28	D7	I	RRING

DS2148T PIN #	DS2148G PIN#	I/O	PARALLEL PORT MODE
29	C6	I	HRST
30	C7	I	MCLK
31	B6	О	BPCLK
32	B7	I	BIS0
33	A7	I	BIS1
34	C5	О	TTIP
35	B5	-	$V_{SS}$
36	A6	-	$V_{ m DD}$
37	B4	0	TRING
38	C4	О	RPOS
39	A4	О	RNEG
40	В3	О	RCLK
41	A3	I	TPOS
42	B2	I	TNEG
43	A2	I	TCLK
44	A1	I	PBTS

Table 2-3. Pin Descriptions in Parallel Port Mode (Sorted by Pin Name, DS2148T)

NAME	PIN	I/O	FUNCTION
A0	11		<b>Address Bus.</b> In nonmultiplexed bus operation (BIS1 = 0, BIS0 = 1),
to	to	I	serves as the address bus. In multiplexed bus operation (BIS1 = 0, BIS0 =
A4	7		0), these pins are not used and should be tied low.
			Address Latch Enable (Address Strobe). When using the parallel port
ALE(AS)	4	I	(BIS1 = 0) in multiplexed bus mode (BIS0 = 0), serves to demultiplex the
()			bus on a positive-going edge. In nonmultiplexed bus mode (BIS0 = 1),
			should be tied low.
BIS0/BIS1	32/33	I	<b>Bus Interface Select Bits 0 &amp; 1.</b> Used to select bus interface option. See Table 2-1 for details.
			<b>Backplane Clock.</b> A 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz
BPCLK	31	О	clock output that is referenced to RCLK selectable via CCR5.7 and
			CCR5.6. In hardware mode, defaults to 16.384MHz output.
$\overline{\text{CS}}$	1	I	<b>Active-Low Chip Select.</b> Must be low to read or write to the device.
D0/AD0	19		<b>Data Bus/Address/Data Bus.</b> In non-multiplexed bus operation (BIS1 =
to	to	I/O	0, BIS0 = 1), serves as the data bus. In multiplexed bus operation (BIS1 =
D7/AD7	12		0, BIS0 = 0), serves as an 8-bit multiplexed address/data bus.
HRST	29	I	Active-Low Hardware Reset. Bringing HRST low will reset the DS2148
пкэт	29	1	setting all control bits to their default state of all zeros.
			Active-Low Interrupt. Flags host controller during conditions and
ĪNT	23	О	change of conditions defined in the Status Register. Active low, open
			drain output.
			Master Clock. A 2.048MHz (±50ppm) clock source with TTL levels is
			applied at this pin. This clock is used internally for both clock/data
MCLK	30	I	recovery and for jitter attenuation. Use of a T1 1.544MHz clock source is
			optional.
			See Note 1 on clock accuracy at the end of this table.
NA	-	I	Not Assigned. Should be tied low.
			<b>PRBS Bit Error Output.</b> The receiver will constantly search for a 2 <sup>15</sup> -1 or
			a 2 <sup>20</sup> -1 PRBS depending on the ETS bit setting (CCR1.7). Remains high if
			out of synchronization with the PRBS pattern. Goes low when
PBEO	24	О	synchronized to the PRBS pattern. Any errors in the received pattern after
			synchronization will cause a positive going pulse (with same period as E1
			or T1 clock) synchronous with RCLK. PRBS bit errors can also be
			reported to the ECR1 and ECR2 registers by setting CCR6.2 to a logic 1.
			<b>Parallel Bus Type Select.</b> When using the parallel port (BIS1 = 0), set
DDTG	4.4	τ.	high to select Motorola bus timing, set low to select Intel bus timing. This
PBTS	44	I	pin controls the function of the $\overline{RD}(\overline{DS})$ , ALE(AS), and $\overline{WR}(R/\overline{W})$ pins. If
			PBTS = 1 and BIS1 = 0, then these pins assume the Motorola function
			listed in parenthesis (). In serial port mode, this pin should be tied low.
RCLK	40	О	Receive Clock. Buffered recovered clock from the line. Synchronous to
			MCLK in absence of signal at RTIP and RRING.
<u>DD</u> / <u>DC</u> )		т	Active-Low Read Input (Data Strobe). DS is active low when in
$\overline{\text{RD}}(\overline{\text{DS}})$	2	I	nonmultiplexed, Motorola mode. See the bus timing diagrams in Section
			10.  Descrive Country Less I ass I ass of Transmit Cleak. An output which will
			Receive Carrier Loss/Loss of Transmit Clock. An output which will
RCL/LOTC	25	25 O	toggle high during a receive carrier loss (CCR2.7 = 0) or will toggle high
			if the TCLK pin has not been toggled for $5\mu s \pm 2\mu s$ (CCR2.7 = 1). CCR2.7
1			defaults to logic 0 when in hardware mode.

NAME	PIN	I/O	FUNCTION	
RNEG	39	0	<b>Receive Negative Data.</b> Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 = 1) of RCLK with the bipolar data out of the line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG. See Section <u>6.4</u> for details.	
RPOS	38	0	<b>Receive Positive Data.</b> Updated on the rising edge (CCR2.0 = 0) or the falling edge (CCR2.0 = 1) of RCLK with bipolar data out of the line interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ mode, data will be output on RPOS while a received error will cause a positive-going pulse synchronous with RCLK at RNEG. See Section <u>6.2</u> for details.	
RTIP/RRING	27/28	Ι	<b>Receive Tip and Ring.</b> Analog inputs for clock recovery circuitry. These pins connect via a 1:1 transformer to the line. See Section <u>5</u> for details.	
TCLK	43	Ι	<b>Transmit Clock.</b> A 2.048MHz or 1.544MHz primary clock. Used to clock data through the transmit side formatter. Can be sourced internally by MCLK or RCLK. See Common Control Register 1 and Figure 1-3.	
TEST	26	Ι	<b>Tri-state Control.</b> Set high to tri-state all outputs and I/O pins (including the parallel control port). Set low for normal operation. Useful in board level testing.	
TNEG	42	Ι	Transmit Negative Data. Sampled on the falling edge (CCR2.1 = 0) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line.	
TPOS	41	Ι	<b>Transmit Positive Data.</b> Sampled on the falling edge (CCR2.1 = 0) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line.	
TTIP/TRING	34/37	О	<b>Transmit Tip and Ring.</b> Analog line driver outputs. These pins connect via a step-up transformer to the line. See Section <u>5</u> for details.	
$V_{ m DD}$	21/36	-	5.0V ±5% Positive Supply	
VSM	20	I	Voltage Supply Mode. Should be tied high for 5V operation	
$V_{SS}$	22/35	-	Signal Ground	
$\overline{WR}$ $(R/\overline{W})$	3	I	Active-Low Write Input (Read/Write). See the bus timing diagrams in Section 10.	

Table 2-4. Pin Assignment in Serial Port Mode

	DC2140C		1
DS2148T	DS2148G	I/O	SERIAL
PIN#	PIN#		PORT MODE
1	C3	I	CS
2	C2	I	NA
3	B1	I	NA
4	D2	I	NA
5	C1	I	SCLK
6	D3	I	SDI
7	D1	I/O	SDO
8	E1	I	ICES
9	F2	I	OCES
10	F1	I	NA
11	G1	I	NA
12	E3	I/O	NA
13	F3	I/O	NA
14	G2	I/O	NA NA
15	F4	I/O	NA NA
16	G3		
		I/O	NA NA
17	E4	I/O	NA
18	G4	I/O	NA
19	F5	I/O	NA
20	G5	I	VSM
21	F6	-	$V_{DD}$
22	G6	-	$V_{SS}$
23	E5	I/O	ĪNT
24	E6	O	PBEO
25	F7	O	RCL/LOTC
26	D6	I	TEST
27	D5	I	RTIP
28	D7	I	RRING
29	C6	I	HRST
30	C7	I	MCLK
31	В6	О	BPCLK
32	В7	I	BIS0
33	A7	Ι	BIS1
34	C5	0	TTIP
35	B5	-	V <sub>SS</sub>
36	A6	-	$V_{DD}$
37	B4	0	TRING
38	C4	0	RPOS
39	A4	0	RNEG
40	B3	0	RCLK
41	A3	I	TPOS
42	B2	I	TNEG
43	A2	I	TCLK
44	A1	I	NA

Table 2-5. Pin Descriptions in Serial Port Mode (Sorted by Pin Name, DS2148T)

NAME	PIN	I/O	FUNCTION
			<b>Bus Interface Select Bits 0 &amp; 1.</b> Used to select bus interface option. See
BIS0/BIS1	32/33	I	Table 2-1 for details.
			<b>Backplane Clock.</b> A 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz
BPCLK	31	O	clock output that is referenced to RCLK selectable via CCR5.7 and
			CCR5.6. In hardware mode, defaults to 16.384MHz output.
CS	1	I	Active-Low Chip Select. Must be low to read or write to the device.
	20		Hardware Reset. Bringing HRST low will reset the DS2148 setting all
HRST	29	I	control bits to their default state of all zeros.
7.077.0		_	Input Clock Edge Select. Selects whether the serial port data input (SDI)
ICES	8	I	is sampled on rising (ICES =0) or falling edge (ICES = 1) of SCLK.
T) (T)	22	0	Active-Low Interrupt. Flags host controller during conditions and change
ĪNT	23	О	of conditions defined in the Status Register. Active low, open drain output.
			Master Clock. A 2.048MHz (±50ppm) clock source with TTL levels is
) (CL II	20		applied at this pin. This clock is used internally for both clock/data
MCLK	30	I	recovery and for jitter attenuation. Use of a T1 1.544MHz clock source is
			optional. See Note 1 on clock accuracy at the end of this table.
NA	-	I	Not Assigned. Should be tied low.
			Output Clock Edge Select. Selects whether the serial port data output
OCES	9	I	(SDO) is valid on the rising (OCES = 1) or falling edge (OCES = 0) of
3 5 2 5		-	SCLK.
			<b>PRBS Bit Error Output.</b> The receiver will constantly search for a 2 <sup>15</sup> -1
			or a $2^{20}$ -1 PRBS depending on the ETS bit setting (CCR1.7). Remains
			high if out of synchronization with the PRBS pattern. Goes low when
PBEO	24	О	synchronized to the PRBS pattern. Any errors in the received pattern after
IBLO	21		synchronization will cause a positive going pulse (with same period as E1
			or T1 clock) synchronous with RCLK. PRBS bit errors can also be
			reported to the ECR1 and ECR2 registers by setting CCR6.2 to a logic 1.
			Receive Clock. Buffered recovered clock from the line. Synchronous to
RCLK	40	О	MCLK in absence of signal at RTIP and RRING.
			Receive Carrier Loss/Loss of Transmit Clock. An output which will
			toggle high during a receive carrier loss (CCR2.7 = 0) or will toggle high
RCL/LOTC	25	О	if the TCLK pin has not been toggled for 5 $\mu$ s $\pm 2 \mu$ s (CCR2.7 = 1).
			CCR2.7 defaults to logic 0 when in hardware mode.
			Receive Negative Data. Updated on the rising edge (CCR2.0 = 0) or the
			falling edge (CCR2.0 = 1) of RCLK with the bipolar data out of the line
			interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ
RNEG	39	О	mode, data will be output on RPOS while a received error will cause a
			positive-going pulse synchronous with RCLK at RNEG. See Section 6.4
			for details.
			Receive Positive Data. Updated on the rising edge (CCR2.0 = 0) or the
			falling edge (CCR2.0 = 1) of RCLK with bipolar data out of the line
			interface. Set NRZE (CCR1.6) to a one for NRZ applications. In NRZ
RPOS	38	О	mode, data will be output on RPOS while a received error will cause a
			positive-going pulse synchronous with RCLK at RNEG. See Section 6.4
			for details.
			Receive Tip and Ring. Analog inputs for clock recovery circuitry. These
RTIP/RRING	27/28	I	pins connect via a 1:1 transformer to the line. See Section 5 for details.
SCLK	5	I	Serial Clock. Serial bus clock input.
SCLK	J	1	Serial Ciock, Serial ous clock input.

NAME	PIN	I/O	FUNCTION
SDI	6	I	<b>Serial Data Input.</b> Sampled on rising edge (ICES = 0) or the falling edge (ICES = 1) of SCLK.
SDO	7	О	Serial Data Output. Valid on the falling edge (OCES = 0) or the rising edge (OCES = 1) of SCLK.
TCLK	43	I	<b>Transmit Clock.</b> A 2.048 MHz or 1.544 MHz primary clock. Used to clock data through the transmit side formatter. Can be sourced internally by MCLK or RCLK. See Common Control Register 1 and Figure 1-3.
TEST	26	I	<b>Tri-State Control.</b> Set high to tri-state all outputs and I/O pins (including the parallel control port). Set low for normal operation. Useful in board level testing.
TNEG	42	I	<b>Transmit Negative Data.</b> Sampled on the falling edge (CCR2.1 = 0) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line.
TPOS	41	I	<b>Transmit Positive Data.</b> Sampled on the falling edge (CCR2.1 = 0) or the rising edge (CCR2.1 = 1) of TCLK for data to be transmitted out onto the line.
TTIP/TRING	34/37	О	<b>Transmit Tip and Ring.</b> Analog line driver outputs. These pins connect via a step-up transformer to the line. See Section 5 for details.
$V_{DD}$	21/36	-	5.0V ±5% Positive Supply
VSM	20	I	<b>Voltage Supply Mode.</b> Should be tied high for 5V operation.
$V_{SS}$	22/35	-	Signal Ground

**Table 2-6. Pin Assignment in Hardware Mode** 

DS2148T	DS2148G	I/O	HARDWARE		
PIN#	PIN#		MODE		
1	C3	I	EGL		
2	C2	I	ETS		
3	B1	I	NRZE		
4	D2	I	SCLKE		
5	C1	I	L2		
6	D3	I	L1		
7	D1	I/O	L0		
8	E1	I	DJA		
9	F2	I	JAMUX		
10	F1	I	JAS		
11	G1	I	HBE		
12	E3	I/O	CES		
13	F3	I/O	TPD		
14	G2	I/O	TX0		
15	F4	I/O	TX1		
16	G3	I/O	LOOP0		
17	E4	I/O	LOOP1		
18	G4	I/O	MM0		
19	F5	I/O	MM1		
20	G5	I	VSM		
21	F6	-	$V_{ m DD}$		
22	G6	-	$V_{SS}$		
23	E5	I/O	RT1		
24	E6	0	PBEO		
25	F7	0	RCL		
26	D6	I	TEST		
27	D5	I	RTIP		
28	D7	I	RRING		
29	C6	I	HRST		
30	C7	I	MCLK		
31	В6	0	BPCLK		
32	В7	I	BIS0		
33	A7	I	BIS1		
34	C5	0	TTIP		
35	B5	-	$V_{SS}$		
36	A6	-	$ m V_{DD}$		
37	B4	0	TRING		
38	C4	0	RPOS		
39	A4	О	RNEG		
40	В3	О	RCLK		
41	A3	I	TPOS		
42	B2	I	TNEG		
43	A2	I	TCLK		
44	A1	I	RT0		
		·			

Table 2-7. Pin Description in Hardware Mode (Sorted by Pin Name, DS2148T)

NAME	PIN	I/O	FUNCTION FUNCTION
			<b>Bus Interface Select Bits 0 &amp; 1.</b> Used to select bus interface option. BIS0 = 1
BIS0/BIS1	32/33	I	and BIS1 = 1 selects hardware mode.
BPCLK	31	О	Backplane Clock. 16.384MHz output.
			Receive & Transmit Clock Edge Select. Selects which RCLK edge to update
			RPOS and RNEG and which TCLK edge to sample TPOS and TNEG.
CEC	10	т	0 = update RNEG/RPOS on rising edge of RCLK; sample TPOS/TNEG on
CES	12	I	falling edge of TCLK
			1 = update RNEG/RPOS on falling edge of RCLK; sample TPOS/TNEG on
			rising edge of TCLK
			Disable Jitter Attenuator
DJA	8	I	0 = jitter attenuator enabled
			1 = jitter attenuator disabled
			Receive Equalizer Gain Limit. This pin controls the sensitivity of the receive
			equalizer.
			EGL  E1 (ETS = 0)
EGL	1	I	0 = -12dB  (short haul) $1 = -43dB  (long haul)$
			EGL T1 (ETS = 1)
			0 = -36 dB (long haul)
			1 = -30dB (limited long haul)
			E1/T1 Select.
ETS	2	I	0 = E1
			1 = T1
			Receive & Transmit HDB3/B8ZS Enable.
HBE	11	I	0 = enable HDB3 (E1)/B8ZS (T1)
			1 = disable HDB3 (E1)/B8ZS (T1)
HRST	29	I	<b>Hardware Reset.</b> Bringing HRST low will reset the DS2148.
			<b>Jitter Attenuator MUX.</b> Controls the source for JACLK. See Figure 1-1 and
			<u>Table 2-13</u> .
		-	E1 (ETS = 0)   JAMUX
JAMUX	9	I	$MCLK = 2.048MHz \qquad 0$
			T1 (ETS = 1)
			MCLK = 2.048MHz 1
			MCLK = 1.544MHz 0  Jitter Attenuator Select
JAS	10	I	0 = place the jitter attenuator on the receive side
JAU	10	1	1 = place the jitter attenuator on the transmit side
T 0 /T 1 /T 2	=161=	-	Transmit LIU Waveshape Select Bits 0 & 1 [H/W Mode]. These inputs
L0/L1/L2	7/6/5	I	determine the waveshape of the transmitter. See <u>Table 7-1</u> and <u>Table 7-2</u> .
LOOP0/	16/17	т	Loopback Select Bits 0 & 1 [H/W Mode]. These inputs determine the active
LOOP1	16/17	I	loopback mode (if any). See <u>Table 2-8</u> .
			Master Clock. A 2.048MHz (±50ppm) clock source with TTL levels is applied
			at this pin. This clock is used internally for both clock/data recovery and for jitter
MCLK	30	I	attenuation. Use of a T1 1.544MHz clock source is optional. G.703 requires an
			accuracy of ±50ppm for both T1 and E1. TR62411 and ANSI specs require an
			accuracy of ±32ppm for T1 interfaces.
MM0/MM1	18/19	I	Monitor Mode Select Bits 0 & 1 [H/W Mode]. These inputs determine if the
			receive equalizer is in a monitor mode. See <u>Table 2-11</u> .
NA	-	I	Not Assigned. Should be tied low.

NAME	PIN	I/O	FUNCTION
			NRZ Enable [H/W Mode]
NRZE	3	I	0 = Bipolar data at RPOS/RNEG and TPOS/TNEG
INKZE	3	1	1 = NRZ data at RPOS and TPOS or TNEG; RNEG outputs a positive going
			pulse when device receives a BPV, CV, or EXZ.
			<b>PRBS Bit Error Output.</b> The receiver will constantly search for a QRSS (T1)
			or a 2 <sup>15</sup> -1 (E1) PRBS depending on whether T1 or E1 mode is selected. Remains
PBEO	24	0	high if out of synchronization with the PRBS pattern. Goes low when
FBEO	24	U	synchronized to the PRBS pattern. Any errors in the received pattern after
			synchronization will cause a positive going pulse (with same period as E1 or T1
			clock) synchronous with RCLK.
RCLK	40	O	<b>Receive Clock.</b> Buffered recovered clock from the line. Synchronous to MCLK
KCLK	70	0	in absence of signal at RTIP and RRING.
RCL	25	О	Receive Carrier Loss. An output which will toggle high during a receive carrier
KCL	23	0	loss.
			<b>Receive Negative Data.</b> Updated on the rising edge (CES = 0) or the falling
			edge (CES = 1) of RCLK with the bipolar data out of the line interface. Set
RNEG	39	O	NRZE to a one for NRZ applications. In NRZ mode, data will be output on
			RPOS while a received error will cause a positive-going pulse synchronous with
			RCLK at RNEG. See Section <u>6.4</u> for details.
			<b>Receive Positive Data.</b> Updated on the rising edge (CES = $0$ ) or the falling edge
			(CES = 1) of RCLK with bipolar data out of the line interface. Set NRZE pin to a
RPOS	38	О	one for NRZ applications. In NRZ mode, data will be output on RPOS while a
			received error will cause a positive-going pulse synchronous with RCLK at
			RNEG. See Section <u>6.4</u> for details.
RT0/RT1	44/23	I	Receive LIU Termination Select Bits 0 & 1 [H/W Mode]. These inputs
D.T.ID./			determine the receive termination. See <u>Table 2-12</u> .
RTIP/	27/28	I	Receive Tip and Ring. Analog inputs for clock recovery circuitry. These pins
RRING			connect via a 1:1 transformer to the line. See Section <u>5</u> for details.
COLVE	4	T	Receive & Transmit Synchronization Clock Enable.
SCLKE	4	I	0 = disable 2.048MHz synchronization transmit and receive mode
			1 = enable 2.048MHz synchronization transmit and receive mode
TCLK	43	I	<b>Transmit Clock.</b> A 2.048MHz or 1.544MHz primary clock. Used to clock data
			through the transmit side formatter. <b>Tri-State Control.</b> Set high to tri-state all outputs and I/O pins (including the
TEST	26	I	parallel control port). Set low for normal operation. Useful in board level testing.
			Transmit Negative Data. Sampled on the falling edge (CES = 0) or the rising
TNEG	42	I	edge (CES = 1) of TCLK for data to be transmitted out onto the line.
			Transmit Power-Down
TPD	13	I	0 = normal transmitter operation
1110	13	1	1 = powers down the transmitter and tri-states the TTIP and TRING pins
_			<b>Transmit Positive Data.</b> Sampled on the falling edge (CES = 0) or the rising
TPOS	41	I	edge (CES = 1) of TCLK for data to be transmitted out onto the line.
TTIP/	24/27	-	Transmit Tip and Ring. Analog line driver outputs. These pins connect via a
TRING	34/37	О	step-up transformer to the line. See Section 5 for details.
	1 4 / 1 =	<b>-</b>	Transmit Data Source Select Bits 0 & 1 [H/W Mode]. These inputs determine
TX0/TX1	14/15	I	the source of the transmit data. See <u>Table 2-9</u> .
$V_{ m DD}$	21/36	-	5.0V ±5% Positive Supply
VSM	20	I	Voltage Supply Mode. Should be tied high for 5V operation
V <sub>SS</sub>	22/35	-	Signal Ground
Note 1: G 703 re		curacy of	

Note 1: G.703 requires an accuracy of  $\pm 50$ ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of  $\pm 32$ ppm for T1 interfaces.

**Table 2-8. Loopback Control in Hardware Mode** 

LOOPBACK	SYMBOL	CONTROL BIT	LOOP1	LOOP0
Remote Loopback	RLB	CCR6.6	1	1
Local Loopback	LLB	CCR6.7	1	0
Analog Loopback	ALB	CCR6.4	0	1
No Loopback	_	_	0	0

**Table 2-9. Transmit Data Control in Hardware Mode** 

TRANSMIT DATA	SYMBOL	CONTROL BIT	TX1	TX0
Transmit Unframed All Ones	TUA1	CCR3.7	1	1
Transmit Alternating Ones and Zeros	TAOZ	CCR3.5	1	0
Transmit PRBS	TPRBSE	CCR3.4	0	1
TPOS and TNEG	_	_	0	0

**Table 2-10. Receive Sensitivity Settings** 

EGL (CCR4.4)	ETS (CCR1.7)	RECEIVE SENSITIVITY
0	0 (E1)	-12dB (short haul)
1	0 (E1)	-43dB (long haul)
1	1 (T1)	-30dB (limited long haul)
0	1 (T1)	-36dB (long haul)

**Table 2-11. Monitor Gain Settings** 

MM1 (CCR5.5)	MM0 (CCR5.4)	INTERNAL LINEAR GAIN BOOST (dB)
0	0	Normal operation (no boost)
0	1	20
1	0	26
1	1	32

#### **Table 2-12. Internal Rx Termination Select**

RT1 (CCR5.1)	RT0 (CCR5.0)	INTERNAL RECEIVE TERMINATION CONFIGURATION
0	0	Internal receive-side termination disabled
0	1	Internal receive-side 120Ω enabled
1	0	Internal receive-side 100Ω enabled
1	1	Internal receive-side 75Ω enabled

#### **Table 2-13. MCLK Selection**

MCLK	JAMUX (CCR1.3)	ETS (CCR1.7)		
2.048MHz	0	0		
2.048MHz	1	1		
1 544MHz	0	1		

Figure 2-1. Parallel Port Mode Pinout (BIS1 = 0, BIS0 = 1 or 0) (TQFP Package)




Figure 2-2. Serial Port Mode Pinout (BIS1 = 1, BIS0 = 0) (TQFP Package)




Figure 2-3. Hardware Mode Pinout (BIS1 = 1, BIS0 = 1) (TQFP Package)

	4	43	42	4	40	39	38	37	36	35	34		]
	RT0	TCLK	TNEG	TPOS	RCLK	RNEG	RPOS	TRING	VDD	VSS	TTIP		
1 EGL			-			u,	0,	(1)				BIS1 33	tie I
2 ETS												BIS0 32	tie h
3 NRZE											E	PCLK 31	
4 SCLKE												MCLK 30	
5 L2				_		214					ŀ	HRST* 29	
6 L1						dwa rati					F	RRING 28	
7 L0					<b>,</b> p c		•					RTIP 27	
8 DJA												TEST 26	
9 JAMUX												RCL 25	
10 JAS												PBEO 24	
11 HBE	_				5	5	-	-	_	_		RT1 23	
	CES	TPD	0XT	X X	LOOP0	LOOP1	MMO	MM1	MSV	VDD	VSS		
	12	3	4	5	16	17	18	19	20	21	22		
									tie high				

#### 3 HARDWARE MODE

In hardware mode (BIS1 = 1, BIS0 = 1), pins 1-19, 23, 25, 31, and 44 are redefined to be used for initializing the DS2148. BPCLK (pin 31) defaults to a 16.384MHz output when in hardware mode. The RCL/LOTC (pin 25) is designated to RCL when in hardware mode. JABDS (CCR4.2) defaults to logic 0. The RHBE (CCR2.3) and THBE (CCR2.2) control bits are combined and controlled by HBE at pin 11 while the RSCLKE (CCR5.3) and TSCLKE (CCR5.2) bits are combined and controlled by SCLKE at pin 4. TCES (CCR2.1) and RCES (CCR2.0) are combined and controlled by CES at pin 12. The transmitter functions are combined and controlled by TX1 (pin 15) and TX0 (pin 14). LOOP1 (pin 17) and LOOP0 (pin 16) control the loopback functions. All other control bits default to the logic 0 setting.

#### 3.1 Register Map

Table 3-1. Register Map

NAME	REGISTER NAME	R/W	PARALLEL PORT MODE	SERIAL PORT MODE (Notes 2–5) (msb) (lsb)
CCR1	Common Control Register 1	R/W	00h	B000 000A
CCR2	Common Control Register 2	R/W	01h	B000 001A
CCR3	Common Control Register 3	R/W	02h	B000 010A
CCR4	Common Control Register 4	R/W	03h	B000 011A
CCR5	Common Control Register 5	R/W	04h	B000 100A
CCR6	Common Control Register 6	R/W	05h	B000 101A
SR	Status Register	R	06h	B000 110A
IMR	Interrupt Mask Register	R/W	07h	B000 111A
RIR1	Receive Information Register 1	R	08h	B001 000A
RIR2	Receive Information Register 2	R	09h	B001 001A
IBCC	In-Band Code Control Register	R/W	0Ah	B001 010A
TCD1	Transmit Code Definition Register 1	R/W	0Bh	B001 011A
TCD2	Transmit Code Definition Register 2	R/W	0Ch	B001 100A
RUPCD1	Receive Up Code Definition Register 1	R/W	0Dh	B001 101A
RUPCD2	Receive Up Code Definition Register 2	R/W	0Eh	B001 110A
RDNCD1	Receive Down Code Definition Register 1	R/W	0Fh	B001 111A
RDNCD2	Receive Down Code Definition Register 2	R/W	10h	B010 000A
ECR1	Error Count Register 1	R	11h	B010 001A
ECR2	Error Count Register 2	R	12h	B010 010A
TEST1	Test 1	R/W	13h	B010 011A
TEST2	Test 2	R/W	14h	B010 100A
TEST3	Test 3	R/W	15h	B010 101A
_	_	_	Note 1	_

#### **NOTES:**

- 1) Register addresses 16h to 1Fh do not exist.
- 2) In the Serial Port Mode, the LSB is on the right hand side.
- 3) In the Serial Port Mode, data is read and written LSB first.
- 4) In the Serial Port Mode, the A bit (the LSB) determines whether the access is a read (A = 1) or a write (A = 0).
- 5) In the Serial Port Mode, the B bit (the MSB) determines whether the access is a burst access (B = 1) or a single register access (B = 0).

#### 3.2 Parallel Port Operation

When using the parallel interface on the DS2148 (BIS1 = 0) the user has the option for either multiplexed bus operation (BIS1 = 0, BIS0 = 0) or nonmultiplexed bus operation (BIS1 = 0, BIS0 = 1). The DS2148 can operate with either Intel or Motorola bus timing configurations. If the PBTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will be selected. All Motorola bus signals are listed in parentheses. See the timing diagrams in Section  $\underline{10}$  for more details.

#### 3.3 Serial Port Operation

Setting BIS1 = 1 and BIS0 = 0 enables the serial bus interface on the DS2148. Port read/write timing is unrelated to the system transmit and receive timing, allowing asynchronous reads or writes by the host. See Section 10 for the AC timing of the serial port. All serial port accesses are LSB first. See Figure 3-1, Figure 3-2, Figure 3-3, and Figure 3-4 for more details.


Reading or writing to the internal registers requires writing one address/command byte prior to transferring register data. The first bit written (LSB) of the address/command byte specifies whether the access is a read (1) or a write (0). The next 5 bits identify the register address. Bit 7 is reserved and must be set to 0 for proper operation.

The last bit (MSB) of the address/command byte is the burst mode bit. When the burst bit is enabled (B = 1) and a READ operation is performed, addresses 0 through 15h are read sequentially, starting at address 0h. And when the burst bit is enabled and a WRITE operation is performed, addresses 0 through 16h are written sequentially, starting at address 0h. Burst operation is stopped once address 15h is read. See Figure 3-5 and Figure 3-6 for more details.

All data transfers are initiated by driving the  $\overline{CS}$  input low. When input clock-edge select (ICES) is low, input data is latched on the rising edge of SCLK and when ICES is high, input data is latched on the falling edge of SCLK. When output clock-edge select (OCES) is low, data is output on the falling edge of SCLK and when OCES is high, data is output on the rising edge of SCLK. Data is held until the next falling or rising edge. All data transfers are terminated if the  $\overline{CS}$  input transitions high. Port control logic is disabled and SDO is tri-stated when  $\overline{CS}$  is high.


## Figure 3-1. Serial Port Operation for Read Access (R = 1) Mode 1

ICES = 1 (sample SDI on the falling edge of SCLK) OCES = 1 (update SDO on rising edge of SCLK)




### Figure 3-2. Serial Port Operation for Read Access Mode 2

ICES = 1 (sample SDI on the falling edge of SCLK) OCES = 0 (update SDO on falling edge of SCLK)




## Figure 3-3. Serial Port Operation for Read Access Mode 3

ICES = 0 (sample SDI on the rising edge of SCLK) OCES = 0 (update SDO on falling edge of SCLK)




## Figure 3-4. Serial Port Operation for Read Access Mode 4

ICES = 0 (sample SDI on the rising edge of SCLK) OCES = 1 (update SDO on rising edge of SCLK)




## Figure 3-5. Serial Port Operation for Write Access (R = 0) Modes 1 and 2

ICES = 1 (sample SDI on the falling edge of SCLK)



## Figure 3-6. Serial Port Operation for Write Access (R = 0) Modes 3 and 4

ICES = 0 (sample SDI on the rising edge of SCLK)



# **4 CONTROL REGISTERS**

# CCR1 (00H): COMMON CONTROL REGISTER 1

(MSB)	,. 5511						(LSB)					
ETS	NRZE	NRZE RCLA ECUE JAMUX TTOJ TTOF										
SYMBO	L	POSITION	DESCRIPTION									
ETS	ETS CCR1.7			E1/T1 Select. 0 = E1 1 = T1								
NRZE CCR1.6			NRZ Enable.  0 = Bipolar data at RPOS/RNEG and TPOS/TNEG  1 = NRZ data at RPOS and TPOS or TNEG; RNEG outputs a positive going pulse when device receives a BPV, CV, or EXZ.									
RCLA		CCR1.5	See <u>Figure 1-2</u> and <u>Figure 1-3</u> . <b>Receive Carrier Loss Alternate Criteria.</b> 0 = RCL declared upon 255 (E1) or 192 (T1) consecutive zeros  1 = RCL declared upon 2048 (E1) or 1544 (T1) consecutive zeros									
ECUE CCR1.4			Error Counter Update Enable. A 0 to 1-transition forces the next clock cycle to load the error counter registers with the latest counts and reset the counters. The user must wait a minimum of two clocks cycles (976ns for E1 and 1296ns for T1) before reading the error count registers to allow for a proper									
JAMUX		CCR1.3	update. See Section <u>4</u> and <u>Figure 1-2</u> for details. <b>Jitter Attenuator MUX.</b> Controls the source for JACLK. See <u>Figure 1-1</u> . $0 = \text{JACLK}$ sourced from MCLK (2.048MHz or 1.544MHz at MCLK) $1 = \text{JACLK}$ sourced from internal PLL (2.048MHz at MCLK)									
TTOJ		CCR1.2	TCLK to JACLK. Internally connects TCLK to JACLK. See Figure 1-3.  0 = disabled 1 = enabled									
TTOR		CCR1.1	TCLK to RCLK. Internally connects TCLK to RCLK. Se Figure 1-3.  0 = disabled  1 = enabled									
LOTCM	C	CCR1.0	the transm should fail 0 = do not	ransmit Cloc it logic should to transition. S switch to JAC to JACLK if T	d switch to Ja See <u>Figure 1-</u> LK if TCLK	ACLK if the $3$ .						

**Table 4-1. MCLK Selection** 

MCLK	JAMUX (CCR1.3)	ETS (CCR1.7)
2.048MHz	0	0
2.048MHz	1	1
1.544MHz	0	1

# CCR2 (01H): COMMON CONTROL REGISTER 2

(MSB)							(LSB)
P25S	N/A	SCLD	CLDS	RHBE	THBE	TCES	RCES

SYMBOL	POSITION	DESCRIPTION
P25S	CCR2.7	Pin 25 Select. Forced to logic 0 in hardware mode. 0 = toggles high during a Receive Carrier Loss condition 1 = toggles high if TCLK does not transition for at least 5μs.
_	CCR2.6	Not Assigned. Should be set to zero when written to.
SCLD	CCR2.5	Short Circuit Limit Disable (ETS = 0). Controls the 50mA (RMS) current limiter.  0 = enable 50mA current limiter
		1 = disable 50mA current limiter
CLDS	CCR2.4	Custom Line Driver Select. Setting this bit to a one will
CLDS	CCR2.1	redefine the operation of the transmit line driver. When this bit is set to a one and CCR4.5 = CCR4.6 = CCR4.7 = 0, then the device will generate a square wave at the TTIP and TRING
		outputs instead of a normal waveform. When this bit is set to a
		one and CCR4.5 = CCR4.6 = CCR4.7 $\neq$ 0, then the device will
		force TTIP and TRING outputs to become open drain drivers
		instead of their normal push-pull operation. This bit should be
		set to zero for normal operation of the device. Contact the
		factory for more details on how to use this bit.
RHBE	CCR2.3	Receive HDB3/B8ZS Enable. See Figure 1-2.
		0 = enable HDB3 (E1)/B8ZS (T1)
		1 = disable HDB3 (E1)/B8ZS (T1)
THBE	CCR2.2	Transmit HDB3/B8ZS Enable. See Figure 1-3.
		0 = enable HDB3 (E1)/B8ZS (T1)
	~~~.	1 = disable HDB3 (E1)/B8ZS (T1)
TCES	CCR2.1	Transmit Clock Edge Select. Selects which TCLK edge to
		sample TPOS and TNEG. See <u>Figure 1-3</u> .
		0 = sample TPOS and TNEG on falling edge of TCLK
D CEC	CCD2 0	1 = sample TPOS and TNEG on rising edge of TCLK
RCES	CCR2.0	Receive Clock Edge Select. Selects which RCLK edge to
		update RPOS and RNEG. See <u>Figure 1-2</u> .
		0 = update RPOS and RNEG on rising edge of RCLK
		1 = update RPOS and RNEG on falling edge of RCLK

# CCR3 (02H): COMMON CONTROL REGISTER 3

(MSB)						(LSB)	
TUA1	ATUA1	TAOZ	TPRBSE	TLCE	LIRST	IBPV	IBE

SYMBOL	POSITION	DESCRIPTION
TUA1	CCR3.7	<b>Transmit Unframed All Ones.</b> The polarity of this bit is set such that the device will transmit an all ones pattern on power-up or device reset. This bit must be set to a one to allow the device to transmit data. The transmission of this data pattern is always timed off of the JACLK (See Figure 1-1).  0 = transmit all ones at TTIP and TRING  1 = transmit data normally
ATUA1	CCR3.6	Automatic Transmit Unframed All Ones. Automatically transmit an unframed all ones pattern at TTIP and TRING during a receive carrier loss (RCL) condition or a receive all ones condition.  0 = disabled 1 = enabled
TAOZ	CCR3.5	<b>Transmit Alternate Ones and Zeros.</b> Transmit a101010 pattern at TTIP and TRING. The transmission of this data pattern is always timed off of TCLK (See Figure 1-1). 0 = disabled 1 = enabled
TPRBSE	CCR3.4	<b>Transmit PRBS Enable.</b> Transmit a 2 <sup>15</sup> - 1 (E1) or a 2 <sup>20</sup> - 1 (T1) PRBS at TTIP and TRING. See <u>Figure 1-3</u> . 0 = disabled 1 = enabled
TLCE	CCR3.3	<b>Transmit Loop Code Enable.</b> Enables the transmit side to transmit the loop up code in the Transmit Code Definition registers (TCD1 and TCD2). See Section 4 and Figure 1-3 for details. 0 = disabled 1 = enabled
LIRST	CCR3.2	Line Interface Reset. Setting this bit from a zero to a one will initiate an internal reset that resets the clock recovery state machine and re-centers the jitter attenuator. Normally this bit is only toggled on power-up. Must be cleared and set again for a subsequent reset.
IBPV	CCR3.1	Insert BPV. A 0 to 1 transition on this bit will cause a single Bipolar Violation (BPV) to be inserted into the transmit data stream. Once this bit has been toggled from a 0 to a 1, the device waits for the next occurrence of three consecutive ones to insert the BPV. This bit must be cleared and set again for a subsequent error to be inserted. See Figure 1-3.
IBE	CCR3.0	<b>Insert Bit Error.</b> A 0 to 1 transition on this bit will cause a single logic error to be inserted into the transmit data stream. This bit must be cleared and set again for a subsequent error to be inserted. See <u>Figure 1-3</u> .

#### 4.1 Device Power-Up and Reset

The DS2148 will reset itself upon power-up, setting all writeable registers to 00h and clearing the status and information registers. CCR3.7 (TUA1) = 0 results in the LIU transmitting unframed all ones. After the power supplies have settled following power-up, initialize all control registers to the desired settings, then toggle the LIRST bit (CCR3.2). The DS2148 can be reset at anytime to the default settings by bringing  $\overline{\text{HRST}}$  (pin 29) low (level triggered) or by powering down and powering up again.

### CCR4 (03H): COMMON CONTROL REGISTER 4

(MSB)	(MSB)					(LSB)	
L2	L1	L0	EGL	JAS	JABDS	DJA	TPD

SYMBOL	POSITION	DESCRIPTION
L2	CCR4.7	<b>Line Build-Out Select Bit 2.</b> Sets the transmitter build out (Table 7-1 for E1 and Table 7-2 for T1)
L1	CCR4.6	Line Build-Out Select Bit 1. Sets the transmitter build out (Table 7-1 for E1 and Table 7-2 for T1)
L0	CCR4.5	<b>Line Build-Out Select Bit 0.</b> Sets the transmitter build out ( <u>Table 7-1</u> for E1 and <u>Table 7-2</u> for T1)
EGL	CCR4.4	Receive Equalizer Gain Limit. This bit controls the sensitivity of the receive equalizer (Table 4-2).
JAS	CCR4.3	Jitter Attenuator Select.  0 = place the jitter attenuator on the receive side  1 = place the jitter attenuator on the transmit side
JABDS	CCR4.2	Jitter Attenuator Buffer Depth Select.  0 = 128 bits  1 = 32 bits (use for delay sensitive applications)
DJA	CCR4.1	<b>Disable Jitter Attenuator.</b> 0 = jitter attenuator enabled 1 = jitter attenuator disabled
TPD	CCR4.0	Transmit Power-Down.  0 = normal transmitter operation  1 = powers down the transmitter and tri-states the TTIP and TRING pins

**Table 4-2. Receive Sensitivity Settings** 

EGL (CCR4.4)	ETS (CCR1.7)	RECEIVE SENSITIVITY
0	0 (E1)	-12dB (short haul)
1	0 (E1)	-43dB (long haul)
1	1 (T1)	-30dB (limited long haul)
0	1 (T1)	-36dB (long haul)

# CCR5 (04H): COMMON CONTROL REGISTER 5

(MSB)						(LSB)		
BPCS1	BPCS0	MM1	MM0	RSCLKE	TSCLKE	RT1	RT0	

SYMBOL	POSITION	DESCRIPTION
BPCS1	CCR5.7	Backplane Clock Select 1. See <u>Table 4-3</u> for details.
BPCS0	CCR5.6	Backplane Clock Select 0. See <u>Table 4-3</u> for details.
MM1	CCR5.5	Monitor Mode 1. See Table 4-4.
MM0	CCR5.4	Monitor Mode 0. See Table 4-4.
RSCLKE	CCR5.3	Receive Synchronization Clock Enable. This control bit determines
		whether the line receiver should handle normal T1/E1 signals or a
		synchronized signal.
		E1 mode:
		0 = receive normal E1 signal (Section 6 of G.703)
		1 = receive 2.048 MHz synchronization signal (Section 10 of G.703)
		T1 mode:
		0 = receive normal T1 signal
		1 = receive 1.544 MHz synchronization signal
TSCLKE	CCR5.2	Transmit Synchronization Clock Enable. This control bit determines
		whether the transmitter should transmit normal T1/E1 signals or a
		synchronized signal.
		E1 mode:
		0 = transmit normal E1 signal (Section 6 of G.703)
		1 = transmit 2.048 MHz synchronization signal (Section 10 of G.703)
		<u>T1 mode:</u>
		0 = transmit normal T1 signal
DT1	CCD5 1	1 = transmit 1.544 MHz synchronization signal
RT1 RT0	CCR5.1	Receive Termination 1. See <u>Table 4-5</u> for details.
KIU	CCR5.0	<b>Receive Termination 0</b> . See <u>Table 4-5</u> for details.

# **Table 4-3. Backplane Clock Select**

BPCS1 (CCR5.7)	BPCS0 (CCR5.6)	BPCLK FREQUENCY
0	0	16.384MHz
0	1	8.192MHz
1	0	4.096MHz
1	1	2.048MHz

# **Table 4-4. Monitor Gain Settings**

MM1 (CCR5.5)	MM0 (CCR5.4)	INTERNAL LINEAR GAIN BOOST (dB)
0	0	Normal operation (no boost)
0	1	20
1	0	26
1	1	32

(LSB)

**Table 4-5. Internal Rx Termination Select** 

RT1	RT0	INTERNAL RECEIVE
(CCR5.1)	(CCR5.0)	TERMINATION CONFIGURATION
0	0	Internal receive-side termination disabled
0	1	Internal receive-side 120Ω enabled
1	0	Internal receive-side 100Ω enabled
1	1	Internal receive-side $75\Omega$ enabled

# CCR6 (05H): COMMON CONTROL REGISTER 6

(MSB)

LLB	RLB	ARLBE	ALB	RJAB	ECRS2	ECRS1	ECRS0	
SYMBOL	POSITI	ON DESC	CRIPTION					
LLB	CCR6	.7 Local	Loopback. I	n Local Loop	back (LLB), 1	transmit data	will be	
				receive path p				
				the transmit p	ath will act as	s normal. See	Figure 1-1	
			and Section <u>6.2.2</u> for details. 0 = loopback disabled					
			opback disabl					
RLB	CCR6			. In Remote I	oopback (RL	B), data outp	ut from the	
			-	circuitry will	•			
		passin	g through the	jitter attenua	tor if it is ena	bled. Data in	the receive	
		-		mal while data	-		NEG will be	
		_		1-1 and Sect	ion <u>6.2.1</u> for 6	details.		
			opback disabl					
ARLBE	CCDC		1 = loopback enabled					
AKLBE	CCR6		<b>Automatic Remote Loopback Enable and Reset.</b> When this bit is set high, the device will automatically go into remote loopback when it					
		•	detects loop-up code programmed into the receive loop-up code					
			definition registers (RUPCD1 and RUPCD2) for a minimum of 5					
			_	also set the R	/			
		will re	emain in this s	state until it ha	as detected th	e loop code p	rogrammed	
				p-down code	_	,		
				nimum of 5 s		-		
				and clear RIR		•		
			can reset the automatic RLB circuitry. The action of the automatic remote loopback circuitry is logically ORed with the RLB (CCR6.6)					
				reuitry is logioner one can can	•	,	CCR6.6)	
ALB	CCR6			In analog loc			TIP and	
ALD	CCRO			rnally connec				
				ne, at RTIP an				
				will be trans				
			n <u>6.2.3</u> for m					
			0 = loopback disabled					
		1 = lo	1 = loopback enabled					

<b>SYMBOL</b>	<b>POSITION</b>	DESCRIPTION
RJAB	CCR6.3	RCLK Jitter Attenuator Bypass. This control bit allows the recovered received clock and data to bypass the jitter attenuation while still allowing the BPCLK output to use the jitter attenuator. See Figure 1-1 and Section 7.1 for details.  0 = disabled 1 = enabled
ECRS2	CCR6.2	Error Count Register Select 2. See Section <u>6.4</u> for details.
ECRS1	CCR6.1	Error Count Register Select 1. See Section <u>6.4</u> for details.
ECRS0	CCR6.0	Error Count Register Select 0. See Section <u>6.4</u> for details.

#### **5 STATUS REGISTERS**

There are three registers that contain information on the current real-time status of the device, status register (SR), and receive information registers 1 and 2 (RIR1/RIR2). When a particular event has occurred (or is occurring), the appropriate bit in one of these three registers will be set to a one. Some of the bits in SR, RIR1, and RIR2 are latched bits and some are real-time bits. The register descriptions below list which status bits are latched and which are real-time bits. For latched status bits, when an event or an alarm occurs the bit is set to a one and will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the event has occurred again. Two of the latched status bits (RUA1 & RCL) will remain set after reading if the alarm is still present.

The user will always precede a read of any of the three status registers with a write. The byte written to the register will inform the DS2148 which bits the user wishes to read and have cleared. The user will write a byte to one of these registers with a one in the bit positions to be read and a zero in the other bit positions. When a one is written to a bit location, that location will be updated with the latest information. When a zero is written to a bit position, that bit position will not be updated and the previous value will be held. A write to the status and information registers will be immediately followed by a read of the same register. The read result should be logically ANDed with the mask byte that was just written and this value should be written back into the same register to ensure that bit does indeed clear. This second write step is necessary because the alarms and events in the status registers occur asynchronously with respect to their access via the parallel port. This write-read-write scheme allows an external microcontroller or microprocessor to individually poll certain bits without disturbing the other bits in the register. This operation is key in controlling the DS2148 with higher-order software languages.

The bits in the SR register have the unique ability to initiate a hardware interrupt via the  $\overline{\text{INT}}$  output pin. Each of the alarms and events in the SR can be either masked or unmasked from the interrupt pin via the interrupt mask register (IMR). The interrupts caused by the RCL, RUA1, and LOTC bits in SR act differently than the interrupts caused by the other status bits in SR. The RCL, RUA1 and LOTC bits will force the  $\overline{\text{INT}}$  pin low whenever they change state (i.e., go active or inactive). The  $\overline{\text{INT}}$  pin will be allowed to return high (if no other interrupts are present) when the user reads the alarm bit that caused the interrupt to occur even if the alarm is still present. The other status bits in SR can force the  $\overline{\text{INT}}$  pin low when they are set. The  $\overline{\text{INT}}$  pin will be allowed to return high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to occur.

(I SR)

**Table 5-1. Received Alarm Criteria** 

ALARM	E1/T1	SET CRITERIA	CLEAR CRITERIA
RUA1	E1	Less than two zeros in two	More than two zeros in two
KUAI		frames (512 bits)	frames (512 bits)
RUA1	T1	Over a 3ms window, five or less	Over a 3ms window, six or more
KUAI	11	zeros are received	zeros are received
	E1	$255 (or 2048)^2$ consecutive zeros	In 255 bit times, at least 32 ones
$RCL^1$		received	are received
		(G.775)	
		$192 \text{ (or } 1544)^2 \text{ consecutive zeros}$	14 or more ones out of 112
$RCL^1$	T1	are received	possible bit positions are
			received starting with the first
			one received

#### **NOTES:**

- Receive carrier loss (RCL) is also known as loss-of-signal (LOS) or Red Alarm in T1.
   See CCR1.5 for details.

# SR (06H): STATUS REGISTER (MSB)

	SVMRC	M. P	OSITION	DESCRIP	TION			
L	LUF	LDN	LOIC	KUAI	KCL	TCLE	ТОСБ	LKDSD
ſ	I I ID	LDN	LOTC	RUA1	RCL	TCI E	TOCD	PRBSD
	(MISD)	_	_	_		-	_	(LSD)

SYMBOL	POSITION	DESCRIPTION
LUP (latched)	SR.7	<b>Loop Up Code Detected.</b> Set when the loop up code defined in registers RUPCD1 and RUPCD2 is being received. See Section 4 for details.
LDN (latched)	SR.6	<b>Loop Down Code Detected.</b> Set when the loop down code defined in registers RDNCD1 and RDNCD2 is being received. See Section 4 for details.
LOTC (real time)	SR.5	Loss of Transmit Clock. Set when the TCLK pin has not transitioned for 5µsec (±2µsec). Will force the LOTC pin high.
RUA1 (latched)	SR.4	<b>Receive Unframed All Ones.</b> Set when an unframed all ones code is received at RRING and RTIP. See <u>Table 5-1</u> for details.
RCL (latched)	SR.3	<b>Receive Carrier Loss.</b> Set when a receive carrier loss condition exists at RRING and RTIP. See <u>Table 5-1</u> for details.
TCLE (real time)	SR.2	<b>Transmit Current Limit Exceeded.</b> Set when the 50mA (RMS) current limiter is activated whether the current limiter is enabled or not.
TOCD (real time)	SR.1	<b>Transmit Open Circuit Detect.</b> Set when the device detects that the TTIP and TRING outputs are open circuited.
PRBSD (real time)	SR.0	<b>PRBS Detect.</b> Set when the receive-side detects a 2 <sup>15</sup> -1 (E1) or a 2 <sup>20</sup> -1 (T1) Pseudo Random Bit Sequence (PRBS).

# IMR (07H): INTERRUPT MASK REGISTER

(MSB)							(LSB)
LUP	LDN	LOTC	RUA1	RCL	TCLE	TOCD	PRBSD

SYMBOL	POSITION	DESCRIPTION
LUP	IMR.7	Loop Up Code Detected.
		0 = interrupt masked
		1 = interrupt enabled
LDN	IMR.6	Loop Down Code Detected.
		0 = interrupt masked
		1 = interrupt enabled
LOTC	IMR.5	Loss of Transmit Clock.
		0 = interrupt masked
		1 = interrupt enabled
RUA1	IMR.4	Receive Unframed All Ones.
		0 = interrupt masked
		1 = interrupt enabled
RCL	IMR.3	Receive Carrier Loss.
		0 = interrupt masked
		1 = interrupt enabled
TCLE	IMR.2	Transmit Current Limiter Exceeded.
		0 = interrupt masked
		1 = interrupt enabled
TOCD	IMR.1	Transmit Open Circuit Detect.
		0 = interrupt masked
		1 = interrupt enabled
PRBSD	IMR.0	PRBS Detection.
		0 = interrupt masked
		1 = interrupt enabled

# **RIR1 (08H): RECEIVE INFORMATION REGISTER 1**

(MSB)	_	_	_		_	_	(LSB)
ZD	16ZD	HBD	RCLC	RUA1C	JALT	N/A	N/A

SYMBOL	POSITION	DESCRIPTION
ZD (latched)	RIR1.7	<b>Zero Detect.</b> Set when a string of at least four (ETS = 0) or eight (ETS = 1) consecutive zeros (regardless of the length of the string) have been received. Will be cleared when read.
16ZD (latched)	RIR1.6	<b>Sixteen Zero Detect.</b> Set when at least 16 consecutive zeros (regardless of the length of the string) have been received. Will be cleared when read.
HBD (latched)	RIR1.5	<b>HDB3/B8ZS Word Detect.</b> Set when an HDB3 (ETS = 0) or B8ZS (ETS = 1) code word is detected independent of whether the receive HDB3/B8ZS mode (CCR4.6) is enabled. Will be cleared when read. Useful for automatically setting the line coding.
RCLC (latched)	RIR1.4	Receive Carrier Loss Clear. Set when the RCL alarm has met the clear criteria defined in Error! Reference source not found. Will be cleared when read.
RUA1C (latched)	RIR1.3	Receive Unframed All Ones Clear. Set when the unframed all ones signal is no longer detected. Will be cleared when read. See Error! Reference source not found.
JALT (latched)	RIR1.2	<b>Jitter Attenuator Limit Trip.</b> Set when the jitter attenuator FIFO reaches to within 4 bits of its useful limit. Will be cleared when read. Useful for debugging jitter attenuation operation.
N/A	RIR1.1	Not Assigned. Could be any value when read.
N/A	RIR1.0	Not Assigned. Could be any value when read.

# RIR2 (09H): RECEIVE INFORMATION REGISTER 2

	(MSB)		_		_	_	_	(LSB)	
Ī	RL3	RL2	RL1	RL0	N/A	N/A	ARLB	SEC	l

SYMBOL	POSITION	DESCRIPTION
RL3	RIR2.7	Receive Level Bit 3. See <u>Table 5-2</u> .
(real time) RL2 (real time)	RIR2.6	Receive Level Bit 2. See <u>Table 5-2</u> .
RL1 (real time)	RIR2.5	Receive Level Bit 1. See <u>Table 5-2</u> .
RL0	RIR2.4	Receive Level Bit 0. See <u>Table 5-2</u> .
(real time) N/A N/A ARLB (real time)	RIR2.3 RIR2.2 RIR2.1	Not Assigned. Could be any value when read. Not Assigned. Could be any value when read. Automatic Remote Loopback Detected. This bit will be set to a one when the automatic Remote Loopback (RLB) circuitry has detected the presence of a loop up code for 5 seconds. It will remain set until the automatic RLB circuitry has detected the loop down code for 5 seconds. See Section 4 for more details. This bit will be forced low when the automatic RLB
SEC (latched)	RIR2.0	circuitry is disabled (CCR6.5 = $0$ ). <b>One-Second Timer.</b> This bit will be set to a one on one-second boundaries as timed by the device based on the RCLK. It will be cleared when read.

**Table 5-2. Receive Level Indication** 

RL3	RL2	RL1	RL0	RECEIVE LEVEL (dB)
0	0	0	0	< -2.5
0	0	0	1	-2.5 to -5.0
0	0	1	0	-5.0 to -7.5
0	0	1	1	-7.5 to -10.0
0	1	0	0	-10.0 to -12.5
0	1	0	1	-12.5 to -15.0
0	1	1	0	-15.0 to -17.5
0	1	1	1	-17.5 to -20.0
1	0	0	0	-20.0 to -22.5
1	0	0	1	-22.5 to -25.0
1	0	1	0	-25.0 to -27.5
1	0	1	1	-27.5 to -30.0
1	1	0	0	-30.0 to -32.5
1	1	0	1	-32.5 to -35.0
1	1	1	0	-35.0 to -37.5
1	1	1	1	> -37.5

(LSB)

#### **6 DIAGNOSTICS**

(MSB)

### 6.1 In-Band Loop Code Generation and Detection

The DS2148 can generate and detect a repeating bit pattern that is from one to eight or sixteen bits in length. To transmit a pattern, the user will load the pattern to be sent into the Transmit Code Definition (TCD1 and TCD2) registers and select the proper length of the pattern by setting the TC0 and TC1 bits in the In-Band Code Control (IBCC) register. When generating a 1, 2, 4, 8, or 16 bit pattern both the transmit code registers (TCD1 and TCD2) must be filled with the proper code. Generation of a 1, 3, 5, or 7-bit pattern only requires TCD1 to be filled. Once this is accomplished, the pattern will be transmitted as long as the TLCE control bit (CCR3.3) is enabled. As an example, if the user wished to transmit the standard "loop up" code for Channel Service Units which is a repeating pattern of ...10000100001... then 80h would be loaded into TCD1 and the length would set using TC1 and TC0 in the IBCC register to 5 bits.

The DS2148 can detect two separate repeating patterns to allow for both a loop-up code and a loop-down code to be detected. The user will program the codes to be detected in the Receive Up Code Definition (RUPCD1 and RUPCD2) registers and the Receive Down Code Definition (RDNCD1 and RDNCD2) registers and the length of each pattern will be selected via the IBCC register. The DS2148 will detect repeating pattern codes with bit error rates as high as  $1 \times 10^{-2}$ . The code detector has a nominal integration period of 48ms, hence, after about 48ms of receiving either code, the proper status bit (LUP at SR.7 and LDN at SR.6) will be set to a one. Normally codes are sent for a period of 5 seconds. It is recommended that the software poll the DS2148 every 100ms to 1000ms until 5 seconds has elapsed to ensure that the code is continuously present.

# IBCC (0AH): IN-BAND CODE CONTROL REGISTER

TC1	TC0	RUP2	RUP1	RUP0	RDN2	RDN1	RDN0
SYMBO	DL P	OSITION	DESCRIP	TION			
TC1		IBCC.7	Transmit (	Code Length	<b>Definition B</b>	it 1. See Tab	<u>le 6-1</u> .
TC0		IBCC.6	Transmit (	Code Length	<b>Definition B</b>	it 0. See Tab	<u>le 6-1</u> .
RUP2		IBCC.5	Receive U <sub>l</sub>	p Code Lengt	th Definition	Bit 2. See Ta	<u>able 6-2</u> .
RUP1		IBCC.4	Receive U <sub>l</sub>	p Code Lengt	th Definition	Bit 1. See Ta	<u>ıble 6-2</u> .
RUP0		IBCC.3	Receive U <sub>l</sub>	p Code Lengt	th Definition	Bit 0. See Ta	<u>ıble 6-2</u> .
RDN2		IBCC.2	Receive Do	own Code Le	ngth Definiti	ion Bit 2. See	<u>Table 6-2</u> .
RDN1		IBCC.1	Receive Do	own Code Le	ngth Definiti	ion Bit 1. See	<u>Table 6-2</u> .
RDN0	)	IBCC.0	Receive Do	own Code Le	ngth Definiti	ion Bit 0. See	<u>Table 6-2</u> .

Table 6-1. Transmit Code Length

TC1	TC0	LENGTH SELECTED (BITS)
0	0	5
0	1	6/3
1	0	7
1	1	16/8/4/2/1

Table 6-2. Receive Code Length

RUP2/RDN2	RUP1/RDN1	RUP0/RDN0	LENGTH SELECTED (BITS)
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	16/8

# TCD1 (0BH): TRANSMIT CODE DEFINITION REGISTER 1

(MSB)	-						(LSB)	
C7	C6	C5	C4	C3	C2	C1	C0	

SYMBOL	POSITION	DESCRIPTION
C7	TCD1.7	Transmit Code Definition Bit 7. First bit of the repeating
C6	TCD1.6	pattern.  Transmit Code Definition Bit 6.
C5	TCD1.5	Transmit Code Definition Bit 5.
C4	TCD1.4	Transmit Code Definition Bit 4.
C3	TCD1.3	Transmit Code Definition Bit 3.
C2	TCD1.2	<b>Transmit Code Definition Bit 2.</b> A Don't Care if a 5-bit length is selected.
C1	TCD1.1	<b>Transmit Code Definition Bit 1.</b> A Don't Care if a 5 or 6 bit length is selected.
C0	TCD1.0	<b>Transmit Code Definition Bit 0.</b> A Don't Care if a 5, 6 or 7 bit length is selected.

# TCD2 (0CH): TRANSMIT CODE DEFINITION REGISTER 2

(MSB)							(LSB)
C15	C14	C13	C12	C11	C10	C9	C8

SYMBOL	POSITION	DESCRIPTION
C15	TCD2.7	<b>Transmit Code Definition Bit 15</b>
C14	TCD2.6	<b>Transmit Code Definition Bit 14</b>
C13	TCD2.5	Transmit Code Definition Bit 13
C12	TCD2.4	Transmit Code Definition Bit 12
C11	TCD2.3	Transmit Code Definition Bit 11
C10	TCD2.2	Transmit Code Definition Bit 10
C9	TCD2.1	Transmit Code Definition Bit 9
C8	TCD2.0	Transmit Code Definition Bit 8

# **RUPCD1 (0DH): RECEIVE UP CODE DEFINITION REGISTER 1**

(MSB)							(LSB)	
C7	C6	C5	C4	C3	C2	C1	C0	

SYMBOL	POSITION	DESCRIPTION
C7	RUPCD1.7	Receive Up Code Definition Bit 7. First bit of the repeating pattern.
C6	RUPCD1.6	<b>Receive Up Code Definition Bit 6.</b> A Don't Care if a 1-bit length is selected.
C5	RUPCD1.5	<b>Receive Up Code Definition Bit 5.</b> A Don't Care if a 1 or 2 bit length is selected.
C4	RUPCD1.4	<b>Receive Up Code Definition Bit 4.</b> A Don't Care if a 1 to 3 bit length is selected.
C3	RUPCD1.3	<b>Receive Up Code Definition Bit 3.</b> A Don't Care if a 1 to 4 bit length is selected.
C2	RUPCD1.2	<b>Receive Up Code Definition Bit 2.</b> A Don't Care if a 1 to 5 bit length is selected.
C1	RUPCD1.1	<b>Receive Up Code Definition Bit 1.</b> A Don't Care if a 1 to 6 bit length is selected.
C0	RUPCD1.0	<b>Receive Up Code Definition Bit 0.</b> A Don't Care if a 1 to 7 bit length is selected.

# **RUPCD2 (0EH): RECEIVE UP CODE DEFINITION REGISTER 2**

(MSB)	(MSB)						(LSB)
C15	C14	C13	C12	C11	C10	C9	C8

SYMBOL	POSITION	DESCRIPTION
C15	RUPCD2.7	Receive Up Code Definition Bit 15
C14	RUPCD2.6	Receive Up Code Definition Bit 14
C13	RUPCD2.5	Receive Up Code Definition Bit 13
C12	RUPCD2.4	Receive Up Code Definition Bit 12
C11	RUPCD2.3	Receive Up Code Definition Bit 11
C10	RUPCD2.2	Receive Up Code Definition Bit 10
С9	RUPCD2.1	Receive Up Code Definition Bit 9
C8	RUPCD2.0	Receive Up Code Definition Bit 8

# RDNCD1 (0FH): RECEIVE DOWN CODE DEFINITION REGISTER 1

 (MSB)
 (LSB)

 C7
 C6
 C5
 C4
 C3
 C2
 C1
 C0

SYMBOL	POSITION	DESCRIPTION
C7	RDNCD1.7	<b>Receive Down Code Definition Bit 7.</b> First bit of the repeating pattern.
C6	RDNCD1.6	<b>Receive Down Code Definition Bit 6.</b> A Don't Care if a 1-bit length is selected.
C5	RDNCD1.5	<b>Receive Down Code Definition Bit 5.</b> A Don't Care if a 1 or 2 bit length is selected.
C4	RDNCD1.4	<b>Receive Down Code Definition Bit 4.</b> A Don't Care if a 1 to 3 bit length is selected.
C3	RDNCD1.3	<b>Receive Down Code Definition Bit 3.</b> A Don't Care if a 1 to 4 bit length is selected.
C2	RDNCD1.2	<b>Receive Down Code Definition Bit 2.</b> A Don't Care if a 1 to 5 bit length is selected.
C1	RDNCD1.1	<b>Receive Down Code Definition Bit 1.</b> A Don't Care if a 1 to 6 bit length is selected.
C0	RDNCD1.0	<b>Receive Down Code Definition Bit 0.</b> A Don't Care if a 1 to 7 bit length is selected.

## RDNCD2 (10H): RECEIVE DOWN CODE DEFINITION REGISTER 2

(MSB)							
C15	C14	C13	C12	C11	C10	C9	C8

SYMBOL	POSITION	DESCRIPTION
C15	RDNCD2.7	Receive Down Code Definition Bit 15
C14	RDNCD2.6	Receive Down Code Definition Bit 14
C13	RDNCD2.5	Receive Down Code Definition Bit 13
C12	RDNCD2.4	Receive Down Code Definition Bit 12
C11	RDNCD2.3	Receive Down Code Definition Bit 11
C10	RDNCD2.2	Receive Down Code Definition Bit 10
С9	RDNCD2.1	Receive Down Code Definition Bit 9
C8	RDNCD2.0	Receive Down Code Definition Bit 8

## 6.2 Loopbacks

## 6.2.1 Remote Loopback (RLB)

When RLB (CCR6.6) is enabled, the DS2148 is placed into remote loopback. In this loopback, data from the clock/data recovery state machine will be looped back to the transmit path passing through the jitter attenuator if it is enabled. The data at the RPOS and RNEG pins will be valid while data presented at TPOS and TNEG will be ignored (Figure 1-1).

If the Automatic Remote Loopback Enable (CCR6.5) is set to a one, the DS2148 will automatically go into remote loopback when it detects the loop up code programmed in the Receive Up Code Definition Registers (RUPCD1 and RUPCD2) for a minimum of 5 seconds. When the DS2148 detects the loop down code programmed in the Receive Loop Down Code Definition registers (RDNCD1 and RDNCD2) for a minimum of 5 seconds, the DS2148 will come out of remote loopback. Setting ARLBE to a zero also can disable the ARLB.

### 6.2.2 Local Loopback (LLB)

When LLB (CCR6.7) is set to a one, the DS2148 is placed into local loopback. In this loopback, data on the transmit-side will continue to be transmitted as normal. TCLK and TPOS/TNEG will pass through the jitter attenuator (if enabled) and be output at RCLK and RPOS/RNEG. Incoming data from the line at RTIP and RRING will be ignored. If Transmit Unframed All Ones (CCR3.7) is set to a one while in LLB, TTIP and TRING will transmit all ones while TCLK and TPOS/TNEG will be looped back to RCLK and RPOS/RNEG (Figure 1-1).

#### 6.2.3 Analog Loopback (ALB)

Setting ALB (CCR6.4) to a one puts the DS2148 in Analog Loopback. Signals at TTIP and TRING will be internally connected to RTIP and RRING. The incoming signals at RTIP and RRING will be ignored. The signals at TTIP and TRING will be transmitted as normal. (See Figure 1-1.)

#### 6.2.4 Dual Loopback (DLB)

Setting both CCR6.7 and CCR6.6 to a one, LLB and RLB respectively, puts the DS2148 into dual loopback operation. The TCLK and TPOS/TNEG signals will be looped back through the jitter attenuator (if enabled) and output at RCLK and RPOS/RNEG. Clock and data recovered from RTIP and RRING will be looped back to the transmit-side and output at TTIP and TRING. This mode of operation is not available when implementing hardware operation. (See Figure 1-1.)

#### 6.3 PRBS Generation and Detection

Setting TPRBSE (CCR3.4) = 1 enables the DS2148 to transmit a 2<sup>15</sup>-1 (E1) or a 2<sup>20</sup>-1 (T1) Pseudo Random Bit Sequence (PRBS) depending on the ETS bit setting in CCR1.7. The receive-side of the DS2148 will always search for these PRBS patterns independent of CCR3.4. The PRBS Bit Error Output (PBEO) will remain high until the receiver has synchronized to one of the two patterns (64 bits received without an error) at which time PBEO will go low and the PRBSD bit in the status register (SR) will be set. Once synchronized, any bit errors received will cause a positive going pulse at PBEO, synchronous with RCLK. This output can be used with external circuitry to keep track of bit error rates during the PRBS testing. Setting CCR6.0 (ECRS) = 1 will allow the PRBS errors to be accumulated in the 16-bit counter in registers ECR1 and ECR2. The PRBS synchronizer will remain in sync until it experiences 6 bit errors or more within a 64-bit span. Both PRBS patterns comply with the ITU-T O.151 specifications.

#### 6.4 Error Counter

Error Count Register 1 (ECR1) is the most significant word and ECR2 is the least significant word of a user-selectable 16-bit counter that records incoming errors including Bipolar Violations (BPV), Code Violations (CV), Excessive Zero violations (EXZ) and/or PRBS Errors. See <u>Table 6-3</u> and <u>Table 6-4</u> and <u>Figure 1-2</u> for details.

Table 6-3. Definition of Received Errors

ERROR	E1 OR T1	DEFINITION OF RECEIVED ERRORS
		Two consecutive marks with the same polarity. Will ignore BPVs due to
BPV	E1/T1	HDB3 and B8ZS zero suppression when CCR2.3 = 0. Typically used with
		AMI coding (CCR2.3 = 1). ITU-T 0.161.
CV	E1	When HDB3 is enabled (CCR2.3 = $0$ ) and the receiver detects two
CV		consecutive BPVs with the same polarity. ITU-T O.161.
EXZ	E1	When four or more consecutive zeros are detected.
		When receiving AMI coded signals (CCR2.3 = 1), detection of 16 or more
EXZ	T1	zeros or a BPV. ANSI T1.403 1999.
EAL	11	When receiving B8ZS coded signals (CCR2.3 = $0$ ), detection of 8 or more
		zeros or a BPV. ANSI T1.403 1999.
PRBS	E1/T1	A bit error in a received PRBS pattern. See Section <u>6.3</u> for details.
PKBS		ITU-T O.151.

Table 6-4. Function of ECRS Bits and RNEG Pin

E1 or T1	ECRS2	ECRS1	ECRS0	RHBE	FUNCTION OF ECR
(CCR1.7)	(CCR6.2)	(CCR6.1)	(CCR6.0)	(CCR2.3)	COUNTERS/RNEG <sup>1</sup>
0	0	0	0	X	CVs
0	0	0	1	X	BPVs (HDB3 codewords not counted)
0	0	1	0	X	$CV_S + EXZ_S$
0	0	1	1	X	BPVs + EXZs
1	0	X	0	0	BPVs (B8ZS codewords not counted)
1	0	X	1	0	BPVs + 8 EXZs
1	0	X	0	1	BPVs
1	0	X	1	1	BPVs + 16 EXZs
X	1	X	X	X	PRBS Errors <sup>2</sup>

- 1) RNEG outputs error data only when in NRZ mode (CCR1.6 = 1).
- 2) PRBS errors will always be output at PBEO independent of ECR control bits and NRZ mode and will not be present at RNEG.

#### 6.4.1 Error Counter Update

A transition of the ECUE (CCR1.4) control bit from 0 to 1 will update the ECR registers with the current values and reset the counters. ECUE must be set back to zero and another 0 to 1 transition must occur for subsequent reads/resets of the ECR registers. Note that the DS2148 can report errors at RNEG when in NRZ mode (CCR1.6 = 1) by outputting a pulse for each error occurrence. The counter saturates at 65,535 and will not rollover

# ECR1 (11H): UPPER ERROR COUNT REGISTER 1 ECR2 (12H): LOWER ERROR COUNT REGISTER 2

(MSB)							(LSB)	
E15	E14	E13	E12	E11	E10	E9	E8	ECR1
E7	E6	E5	E4	E3	E2	E1	E0	ECR2

SYMBOL	<b>POSITION</b>	DESCRIPTION
E15	ECR1.7	MSB of the 16-bit error count.
E0	ECR2.0	LSB of the 16-bit error count.

#### 6.5 Error Insertion

When IBPV (CCR3.1) is transitioned from a zero to a one, the device waits for the next occurrence of three consecutive ones to insert a BPV. IBPV must be cleared and set again for another BPV error insertion. See Figure 1-3 for details on the insertion of the BPV into the datastream.

When IBE (CCR3.0) is transitioned from a zero to a one, the device will insert a logic error. IBE must be cleared and set again for another logic error insertion. See <u>Figure 1-3</u> for details on the insertion of the logic error into the datastream.

#### 7 ANALOG INTERFACE

#### 7.1 Receiver

The DS2148 contains a digital clock recovery system. The DS2148 couples to the receive E1 or T1 twisted pair (or coaxial cable in 75 $\Omega$  E1 applications) via a 1:1 transformer. See <u>Table 7-3</u> or transformer details. <u>Figure 7-1</u>, <u>Figure 7-2</u>, and <u>Figure 7-3</u> along with <u>Table 7-1</u> and <u>Table 7-2</u> show the receive termination requirements. The DS2148 has the option of using internal termination resistors.

The DS2148 is designed to be fully software-selectable for E1 and T1 without the need to change any external resistors for the receive-side. The receive-side will allow the user to configure the DS2148 for  $75\Omega$ ,  $100\Omega$ , or  $120\Omega$  receive termination by setting the RT1 (CCR5.1) and RT0 (CCR5.0) bits. When using the internal termination feature, the Rr resistors should be  $60\Omega$  each (Figure 7-1). If external termination is required, RT1 and RT0 should be set to 0 and both Rr resistors in Figure 7-1 will need to be  $37.5\Omega$ ,  $50\Omega$ , or  $60\Omega$  each depending on the line impedance.

The resultant E1 or T1 clock derived from the 2.048/1.544 PLL (JACLK in <u>Figure 1-1</u>) is internally multiplied by 16 via another internal PLL and fed to the clock recovery system. The clock recovery system uses the clock from the PLL circuit to form a 16 times oversampler, which is used to recover the clock and data. This oversampling technique offers outstanding performance to meet jitter tolerance specifications shown in <u>Figure 7-6</u>.

Normally, the clock that is output at the RCLK pin is the recovered clock from the E1 AMI/HDB3 or T1 AMI/B8ZS waveform presented at the RTIP and RRING inputs. When no signal is present at RTIP and RRING, a Receive Carrier Loss (RCL) condition will occur and the RCLK will be derived from the JACLK source (Figure 1-1). If the jitter attenuator is placed in the receive path (as is the case in most applications), the jitter attenuator restores the RCLK to an approximate 50% duty cycle. If the jitter attenuator is either placed in the transmit path or is disabled, the RCLK output can exhibit slightly shorter high cycles of the clock. This is due to the highly oversampled digital clock recovery circuitry. See the Receive AC Timing Characteristics in Section 10 for more details.

The receive-side circuitry also contains a clock synthesizer, which outputs a user configurable clock (up to 16.384MHz) synthesized to RCLK at BPCLK (pin 31). See <u>Table 4-3</u> for details on output clock frequencies at BPCLK. In hardware mode, BPCLK defaults to a 16.384MHz output.

The DS2148 has a bypass mode for the receive side clock and data. This allows the BPCLK to be derived from RCLK after the jitter attenuator while the clock and data presented at RCLK, RPOS, and RNEG go unaltered. This is intended for applications where the receive side jitter attenuation will be done after the LIU. Setting RJAB (CCR6.3) to a logic 1 will enable the bypass. Be sure that the jitter attenuator is in the receive path (CCR4.3 = 0). See <u>Figure 1-1</u> for details.

The DS2148 will report the signal strength at RTIP and RRING in 2.5dB increments via RL3-RL0 located in the Receive Information Register 2. This feature is helpful when trouble shooting line performance problems. See <u>Table 5-2</u> for details.

Monitor applications in both E1 and T1 require various flat gain settings for the receive-side circuitry. The DS2148 can be programmed to support these applications via the Monitor Mode control bits MM1 and MM0. When the monitor modes are enabled, the receiver will tolerate normal line loss up to –6dB. See Table 4-4 for details.

#### 7.2 Transmitter

The DS2148 uses a set of laser-trimmed delay lines along with a precision digital-to-analog converter (DAC) to create the waveforms that are transmitted onto the E1 or T1 line. The waveforms created by the DS2148 meet the latest ETSI, ITU, ANSI, and AT&T specifications. The user will select which waveform is to be generated by setting the ETS bit (CCR1.7) for E1 or T1 operation, then programming the L2/L1/L0 bits in Common Control Register 4 for the appropriate application. See <u>Table 7-1</u> and <u>Table 7-2</u> for the proper L2/L1/L0 settings.

A 2.048MHz or 1.544MHz TTL clock is required at TCLK for transmitting data at TPOS and TNEG. ITU specification G.703 requires an accuracy of ±50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of ±32ppm for T1 interfaces. The clock can be sourced internally by RCLK or JACLK. See CCR1.2, CCR1.1, CCR1.0, and Figure 1-3 for details. Because of the nature of the DS2148 transmitter design, very little jitter (less than 0.005UI<sub>P-P</sub> broadband from 10Hz to 100kHz) is added to the jitter present on TCLK. Also, the waveforms created are independent of the duty cycle of TCLK. The transmitter in the DS2148 couples to the E1 or T1 transmit twisted pair (or coaxial cable in some E1 applications) via a 1:1.36 step-up transformer. In order for the device to create the proper waveforms, the transformer used must meet the specifications listed in Table 7-3.

The DS2148 has automatic short-circuit limiter that limits the source current to 50mA (RMS) into a  $1\Omega$  load. This feature can be disabled by setting the SCLD bit (CCR2.5) = 1. When the current limiter is activated, TCLE (SR.2) will be set even if short circuit limiter is disabled. The TPD bit (CCR4.0) will power-down the transmit line driver and tri-state the TTIP and TRING pins. The DS2148 also can detect when the TTIP or TRING outputs are open-circuited. When an open circuit is detected, TOCD (SR.1) will be set.

#### 7.3 Jitter Attenuator

The DS2148 contains an on-board jitter attenuator that can be set to a depth of either 32 bits or 128 bits via the JABDS bit (CCR4.2). In hardware mode the depth is 128 bits and cannot be changed. The 128-bit mode is used in applications where large excursions of wander are expected. The 32-bit mode is used in delay sensitive applications. The characteristics of the attenuation are shown in Figure 7-7. The jitter attenuator can be placed in either the receive path or the transmit path by appropriately setting or clearing the JAS bit (CCR4.3). Also, the jitter attenuator can be disabled (in effect, removed) by setting the DJA bit (CCR4.1). In order for the jitter attenuator to operate properly, a 2.048MHz or 1.544MHz clock must be applied at MCLK. ITU specification G.703 requires an accuracy of ±50ppm for both T1 and E1. TR62411 and ANSI specs require an accuracy of ±32ppm for T1 interfaces. There is an onboard PLL for the jitter attenuator, which will convert the 2.048MHz clock to a 1.544MHz rate for T1 applications. Setting JAMUX (CCR1.3) to a logic 0 bypasses this PLL. On-board circuitry adjusts either the recovered clock from the clock/data recovery block or the clock applied at the TCLK pin to create a smooth jitterfree clock that is used to clock data out of the jitter attenuator FIFO. It is acceptable to provide a gapped/bursty clock at the TCLK pin if the jitter attenuator is placed on the transmit side. If the incoming jitter exceeds either 120UI<sub>P-P</sub> (buffer depth is 128 bits) or 28UI<sub>P-P</sub> (buffer depth is 32 bits), then the DS2148 will divide the internal nominal 32.768MHz (E1) or 24.704MHz (T1) clock by either 15 or 17 instead of the normal 16 to keep the buffer from overflowing. When the device divides by either 15 or 17, it also sets the jitter attenuator limit trip (JALT) bit in the receive information register 1 (RIR1).

## 7.4 G.703 Synchronization Signal

The DS2148 is capable of receiving a 2.048MHz square-wave synchronization clock as specified in Section 13 of ITU G.703 (10/98). To use the DS2148 in this mode, set the receive synchronization clock enable (CCR5.3) = 1. The DS2148 can also transmit the 2.048MHz square-wave synchronization clock as specified in Section 10 of G.703. To transmit the 2.048MHz clock, set the transmit synchronization clock enable (CCR5.2) = 1.

Table 7-1. Line Build-Out Select for E1 in Register CCR4 (ETS = 0)

L2	L1	L0	$V_{DD}$	APPLICATION	N	<b>RETURN LOSS</b>	Rt
0	0	0	5V	$75\Omega$ normal	1:1.36	N.M.	$\Omega$ 0
0	0	1	5V	120Ω normal	1:1.36	N.M.	$\Omega$ 0
1	0	0	5V	75Ω w/ high return loss	1:1.36	21dB	18Ω
1	0	1	5V	120Ω w/ high return loss	1:1.36	21dB	$27\Omega$

N.M. = Not meaningful

Note: See Figure 7-1, Figure 7-2, and Figure 7-3.

Table 7-2. Line Build-Out Select for T1 in Register CCR4 (ETS = 1)

<b>L2</b>	L1	L0	$V_{DD}$	APPLICATION	N	<b>RETURN LOSS</b>	Rt
0	0	0	5V	DSX-1 (0 to 133 feet) / 0dB CSU	1:1.36	N.M.	0Ω
0	0	1	5V	DSX-1 (133 to 266 feet)	1:1.36	N.M.	$\Omega$ 0
0	1	0	5V	DSX-1 (266 to 399 feet)	1:1.36	N.M.	$\Omega$ 0
0	1	1	5V	DSX-1 (399 to 533 feet)	1:1.36	N.M.	$\Omega$ 0
1	0	0	5V	DSX-1 (533 to 655 feet)	1:1.36	N.M.	$\Omega$ 0
1	0	1	5V	-7.5dB CSU	1:1.36	N.M.	$\Omega$ 0
1	1	0	5V	-15dB CSU	1:1.36	N.M.	$\Omega$
1	1	1	5V	-22.5dB CSU	1:1.36	N.M.	$\Omega$ 0


 $N.M. = Not \ meaningful$ 

Note: See Figure 7-1, Figure 7-2, and Figure 7-3...

**Table 7-3. Transformer Specifications for 5V Operation** 

SPECIFICATION	RECOMMENDED VALUE
Turns Ratio 5V Applications	1:1(receive) and 1:1.36(transmit) ±2%
Primary Inductance	600μH minimum
Leakage Inductance	1.0μH maximum
Interwinding Capacitance	40pF maximum
Transmit Transformer DC Resistance	
Primary (Device Side)	1.2Ω maximum
Secondary	1.2Ω maximum
Receive Transformer DC Resistance	
Primary (Device Side)	1.2Ω maximum
Secondary	1.2Ω maximum

Figure 7-1. Basic Interface



- All resistor values are ±1%.
- 2) In E1 applications, the Rt resistors are used to increase the transmitter return loss (Table 7-1). No return loss is required for T1 applications.
- The Rr resistors should be set to  $60\Omega$  each if the internal receive-side termination feature is enabled. When this feature is disabled, Rr =  $37.5\Omega$  for  $75\Omega$ ,  $60\Omega$  for  $120\Omega$  E1 systems, or  $50\Omega$  for  $100\Omega$  T1 lines.
- 4) See Table 7-1 and Table 7-2 for the appropriate transmit transformer turns ratio (N).




Figure 7-2. Protected Interface Using Internal Receive Termination

- 1) All resistor values are ±1%.
- 2)  $C1 = C2 = 0.1 \mu F$ .
- 3) S is a 6V transient suppresser.
- 4) D1 to D8 are Schottky diodes.
- 5) The fuses are optional to prevent AC power line crosses from compromising the transformers.
- Rp resistors exist to keep the Fuses from opening during a surge. If they are used, then the  $60\Omega$  receive termination resistance must be adjusted to match the line impedance.
- 7) The Rt resistors are used to increase the transmitter return loss (Table 7-1). No return loss is required for T1 applications.
- 8) The transmit transformer turns ratio (N) would be 1:1.36 for 5V operation.
- 9) The  $68\mu F$  is used to keep the local power plane potential within tolerance during a surge.




Figure 7-3. Protected Interface Using External Receive Termination

- All resistor values are ±1%.
- 2)  $C1 = 0.1 \mu F$ .
- 3) S is a 6V transient suppresser.
- 4) D1 to D4 are Schottky diodes.
- 5) The fuses are optional to prevent AC power line crosses from compromising the transformers.
- 6) Rp resistors exist to keep the Fuses from opening during a surge. If they are used, then Rr must be adjusted to match the line impedance.
- 7) Rr =  $37.5\Omega$  for  $75\Omega$ ,  $60\Omega$  for  $120\Omega$  E1 systems, or  $50\Omega$  for  $100\Omega$  T1 lines.
- 8) The Rt resistors are used to increase the transmitter return loss (Table 7-1). No return loss is required for T1 applications.
- 9) The transmit transformer turns ratio (N) would be 1:1.36 for 5V operation.
- 10) The  $68\mu F$  is used to keep the local power plane potential within tolerance during a surge.

Figure 7-4. E1 Transmit Pulse Template




Figure 7-5. T1 Transmit Pulse Template




Figure 7-6. Jitter Tolerance





Figure 7-7. Jitter Attenuation



# 8 DS21Q48 QUAD LIU

The DS21Q48 is a quad version of the DS2148G utilizing CSBGA on carrier packaging technology. The four LIUs are controlled via the parallel port mode. Serial and hardware modes are unavailable in this package.

Table 8-1. DS21Q48 Pin Assignment

DS21Q48 PIN#	I/O	PARALLEL PORT MODE
J1	I	Connect to V <sub>SS</sub>
K3	I	Connect to V <sub>SS</sub>
J2	I	$\overline{\mathrm{RD}}(\overline{\mathrm{DS}})$
H1	I	$\overline{WR}(R/\overline{W})$
K2	I	ALE(AS)
K1	I/O	A4
L1	I	A3
H11	I	A2
H12	I	A1
G12	I	A0
J10	I/O	D7/AD7
H10	I/O	D6/AD6
G11	I/O	D5/AD5
J9	I/O	D4/AD4
E3	I/O	D3/AD3
D4	I/O	D2/AD2
F3	I/O	D1/AD1
D5	I/O	D0/AD0
G4	I	VSM
K9	I/O	ĪNT
K7	I	TEST
L9	I	HRST
J6	I	MCLK
L7	I	BIS0
M8	I	BIS1
M12	I	PBTS
J3	I	<del>CS1</del>
D3	I	CS2
D10	I	CS3
K10	I	<del>CS4</del>
K5	О	PBEO1
G3	О	PBEO2
E10	O	PBEO3
K8	О	PBEO4
L6	О	RCL/LOTC1
D7	О	RCL/LOTC2
F9	О	RCL/LOTC3

DS21Q48 PIN#	I/O	PARALLEL PORT MODE
J7	О	RCL/LOTC4
A1	I	RTIP1
A4	I	RTIP2
A7	I	RTIP3
A10	I	RTIP4
B2	I	RRING1
B5	I	RRING2
В8	I	RRING3
B11	I	RRING4
H4	О	BPCLK1
D6	О	BPCLK2
F10	О	BPCLK3
L8	О	BPCLK4
A2	О	TTIP1
A5	О	TTIP2
A8	О	TTIP3
A11	О	TTIP4
В3	О	TRING1
B6	О	TRING2
B9	О	TRING3
B12	О	TRING4
K4	О	RPOS1
E1	О	RPOS2
D11	О	RPOS3
K11	О	RPOS4
G2	О	RNEG1
E2	О	RNEG2
F11	О	RNEG3
M10	О	RNEG4
Н3	О	RCLK1
F1	О	RCLK2
E11	O	RCLK3
L11	O	RCLK4
G1	I	TPOS1
F2	I	TPOS2
E12	I	TPOS3
M11	I	TPOS4
H2	I	TNEG1
M1	I	TNEG2
D12	I	TNEG3
K12	I	TNEG4
M2	I	TCLK1
L2	I	TCLK2
F12	I	TCLK3

DS21Q48 PIN#	I/O	PARALLEL PORT MODE
L12	I	TCLK4
J5	-	$V_{\mathrm{DD1}}$
D2	-	$V_{\mathrm{DD2}}$
G9	-	$V_{\mathrm{DD3}}$
M9	-	$ m V_{DD4}$
L5	-	$V_{\mathrm{DD1}}$
E4	-	$V_{\mathrm{DD2}}$
D8	-	$V_{\mathrm{DD3}}$
J8	-	$V_{\mathrm{DD4}}$
J4	-	$V_{\rm SS1}$
D1	-	$V_{\mathrm{SS2}}$
E9	-	$V_{\rm SS3}$
L10	-	$V_{ m SS4}$
M4	_	$V_{SS1}$
F4	-	$ m V_{SS2}$
D9	-	$V_{SS3}$
Н9	-	$V_{\rm SS4}$

Figure 8-1. 144-Pin CSBGA (17mm x 17mm) Pinout

	1	2	3	4	5	6	7	8	9	10	11	12
Α	RTIP 1	TTIP 1	NC	RTIP 2	TTIP 2	NC	RTIP 3	TTIP 3	NC	RTIP 4	TTIP 4	NC
В	NC	RRING 1	TRING 1	NC	RRING 2	TRING 2	NC	RRING 3	TRING 3	NC	RRING 4	TRING 4
С	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC	NC
D	VSS 2	VDD 2	CS2	D2/ AD2	D0/ AD0	BPCLK 2	RCL/ LOTC2	VDD 3	VSS 3	CS3	RPOS 3	TNEG 3
E	RPOS 2	RNEG 2	D3/ AD3	VDD 2	NC	NC	NC	NC	VSS 3	PEBO 3	RCLK 3	TPOS 3
F	RCLK 2	TPOS 2	D1/ AD1	VSS 2	NC	NC	NC	NC	RCL/ LOTC3	BPCLK 3	RNEG 3	TCLK 3
G	TPOS 1	RNEG 1	PEBO 2	VSM	NC	NC	NC	NC	VDD 3	NC	D5/ AD5	A0
н	WR (R/W)	TNEG 1	RCLK 1	BPCLK 1	NC	NC	NC	NC	VSS 4	D6/ AD6	A2	A1
J	See Note 2	RD (DS)	CS1	VSS 1	VDD 1	MCLK	RCL/ LOTC4	VDD 4	D4/ AD4	D7/ AD7	NC	NC
K	A4	ALE (AS)	See Note 2	RPOS 1	PEBO 1	NC	TEST	PEBO 4	ĪNT	CS4	RPOS 4	TNEG 4
L	А3	TCLK 2	NC	NC	VDD 1	RCL/ LOTC1	BIS0	BPCLK 4	HRST	VSS 4	RCLK 4	TCLK 4
M	TNEG 2	TCLK 1	NC	VSS 1	NC	NC	NC	BIS1	VDD 4	RNEG 4	TPOS 4	PBTS

- 1) Shaded areas are signals common to all four devices. 2) Connect to  $V_{SS}$ .

#### 9 DC CHARACTERISTICS

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage Range on Any Pin Relative to Ground	1.0V to +6.0V
Operating Temperature Range for DS2148TN	-40°C to +85°C
Storage Temperature Range	55°C to +125°C
Soldering Temperature	

<sup>\*</sup> This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time can affect device reliability.

# **Table 9-1. Recommended DC Operating Conditions**

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Logic 1	$V_{ m IH}$	2.0		5.5	V	
Logic 0	$ m V_{IL}$	-0.3		+0.8	V	
Supply for 5V Operation	$V_{ m DD}$	4.75	5	5.25	V	1

## Table 9-2. Capacitance

 $(T_A = +25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	$C_{IN}$		5		pF	
Output Capacitance	$C_{OUT}$		7		рF	

# **Table 9-3. DC Characteristics**

 $(V_{DD} = 5.0V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage	$I_{\mathrm{IL}}$	-1.0		+1.0	μΑ	3
Output Leakage	$I_{LO}$			1.0	μΑ	4
Output Current (2.4V)	$I_{OH}$	-1.0			mA	
Output Current (0.4V)	$I_{OL}$	+4.0			mA	
Supply Current	$I_{DD}$	-	95	125	mA	2, 5

- 1) Applies to  $V_{DD}$ .
- 2) TCLK = MCLK = 2.048MHz.
- 3)  $0.0V < V_{IN} < V_{DD}$ .
- 4) Applied to INT when tri-stated.
- 5) Power dissipation with TTIP and TRING driving a  $30\Omega$  load, for an all-ones data density.

#### 9.1 THERMAL CHARACTERISTICS

Table 9-4. Thermal Characteristics—DS21Q48 CSBGA Package

PARAMETER	MIN	TYP	MAX	NOTES
Ambient Temperature	-40°C	-	+85°C	1
Junction Temperature	-	-	+125°C	
Theta-JA $(\theta_{JA})$ in Still Air	-	+24°C/W	-	2
Theta-JC ( $\theta_{JC}$ ) in Still Air	-	+4.1°C/W	-	3

#### **NOTES:**

- 1) The package is mounted on a four-layer JEDEC-standard test board.
- 2) Theta-JA  $(\theta_{JA})$  is the junction to ambient thermal resistance, when the package is mounted on a four-layer JEDEC-standard test board.
- 3) While Theta-JC ( $\theta_{JC}$ ) is commonly used as the thermal parameter that provides a correlation between the junction temperature ( $T_j$ ) and the average temperature on top center of four of the chip-scale BGA packages ( $T_C$ ), the proper term is Psi-JT. It is defined by:

(T<sub>J</sub> - T<sub>C</sub>) / overall package power

The method of measurement of the thermal parameters is defined in EIA/JEDEC-standard document EIA-JESD51-2.

Table 9-5. Theta-JA ( $\theta_{JA}$ ) vs. Airflow

FORCED AIR (m/s)	THETA-JA ( $\theta_{JA}$ )
0	24°C/W
1	21°C/W
2.5	19°C/W

# **10 AC CHARACTERISTICS**

# Table 10-1. AC Characteristics—Multiplexed Parallel Port (BIS1 = 0, BIS0 = 0)

 $(V_{DD} = 5.0V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$  (See <u>Figure 10-1</u>, <u>Figure 10-2</u>, and <u>Figure 10-3</u>.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Cycle Time	$t_{CYC}$	200			ns	
Pulse Width, DS Low or $\overline{RD}$ High	$PW_{EL}$	100			ns	
Pulse Width, DS High or $\overline{RD}$ Low	$PW_{EH}$	100			ns	
Input Rise/Fall times	$t_{\rm R},t_{\rm F}$			20	ns	
R/W Hold Time	$t_{ m RWH}$	10			ns	
R/W Setup Time Before DS High	$t_{RWS}$	50			ns	
CS Setup Time Before DS, WR or RD Active	$t_{CS}$	20			ns	
CS Hold Time	$t_{CH}$	0			ns	
Read Data Hold Time	$t_{ m DHR}$	10		50	ns	
Write Data Hold Time	$t_{ m DHW}$	0			ns	
Muxed Address Valid to AS or ALE Fall	$t_{ m ASL}$	15			ns	
Muxed Address Hold Time	$t_{ m AHL}$	10			ns	
Delay Time DS, $\overline{WR}$ or $\overline{RD}$ to AS or ALE Rise	$t_{ m ASD}$	20			ns	
Pulse Width AS or ALE High	$PW_{ASH}$	30			ns	
Delay Time, AS or ALE to DS, WR or RD	$t_{ m ASED}$	10			ns	
Output Data Delay Time From DS or RD	$t_{ m DDR}$	20		80	ns	
Data Setup Time	$t_{ m DSW}$	50			ns	

Figure 10-1. Intel Bus Read Timing (PBTS = 0, BIS1 = 0, BIS0 = 0)





Figure 10-2. Intel Bus Write Timing (PBTS = 0, BIS1 = 0, BIS0 = 0)






Figure 10-3. Motorola Bus Timing (PBTS = 1, BIS1 = 0, BIS0 = 0)

# Table 10-2. AC Characteristics—Nonmultiplexed Parallel Port (BIS1 = 0, BIS0 = 1)

 $(V_{DD} = 5.0V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$  (See <u>Figure 10-4</u>, <u>Figure 10-5</u>, <u>Figure 10-6</u>, and <u>Figure 10-7</u>.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Setup Time for A0 to A4, Valid to CS Active	t1	0			ns	
Setup Time for $\overline{CS}$ Active to Either $\overline{RD}$ , $\overline{WR}$ , or $\overline{DS}$ Active	t2	0			ns	
$\frac{\text{Delay Time From Either } \overline{\text{RD}} \text{ or }}{\overline{\text{DS}} \text{ Active to Data Valid}}$	t3			75	ns	
Hold Time From Either RD, WR, or DS Inactive to CS Inactive	t4	0			ns	
Hold Time From $\overline{CS}$ Inactive to Data Bus tri-state	t5	5		20	ns	
Wait Time From Either WR or DS Active to Latch Data	t6	75			ns	
Data Setup Time To Either WR or DS Inactive	t7	10			ns	
Data Hold Time From Either WR or DS Inactive	t8	10			ns	
Address Hold From Either $\overline{WR}$ or $\overline{DS}$ Inactive	t9	10			ns	

Figure 10-4. Intel Bus Read Timing (PBTS = 0, BIS1 = 0, BIS0 = 1)




Figure 10-5. Intel Bus Write Timing (PBTS = 0, BIS1 = 0, BIS0 = 1)




Figure 10-6. Motorola Bus Read Timing (PBTS = 1, BIS1 = 0, BIS0 = 1)




Figure 10-7. Motorola Bus Write Timing (PBTS = 1, BIS1 = 0, BIS0 = 1)





Table 10-3. AC Characteristics—Serial Port (BIS1 = 1, BIS0 = 0)

 $(V_{DD} = 5.0V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.) \text{ (See <u>Figure 10-8)</u>}$ 

( DD	/ (					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Setup Time $\overline{\text{CS}}$ to SCLK	$t_{\rm CSS}$	50			ns	
Setup Time SDI to SCLK	$t_{ m SSS}$	50			ns	
Hold Time SCLK to SDI	$t_{ m SSH}$	50			ns	
SCLK High/Low Time	$t_{ m SLH}$	200			ns	
SCLK Rise/Fall Time	$t_{ m SRF}$			50	ns	
SCLK to CS Inactive	$t_{ m LSC}$	50			ns	
CS Inactive Time	$t_{CM}$	250			ns	
SCLK to SDO Valid	$t_{ m SSV}$			50	ns	
SCLK to SDO Tri-state	$t_{ m SSH}$		100		ns	
CS Inactive to SDO Tri-state	$t_{CSH}$		100		ns	

Figure 10-8. Serial Bus Timing (BIS1 = 1, BIS0 = 0)



#### Table 10-4. AC Characteristics—Receive Side


 $(V_{DD} = 5.0V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$  (See Figure 10-9)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
RCLK Period	$t_{\mathrm{CP}}$		488		ns	1
			648		ns	2
RCLK Pulse Width	$t_{CH}$	200			ns	3
	$t_{\mathrm{CL}}$	200			ns	3
RCLK Pulse Width	$t_{CH}$	150			ns	4
	$t_{ m CL}$	150			ns	4
Delay RCLK to RPOS, RNEG, PBEO, RBPV Valid	$t_{\mathrm{DD}}$			50	ns	

#### **NOTES:**

- 1) E1 Mode.
- 2) T1 or J1 Mode.
- 3) Jitter attenuator enabled in the receive path.
- 4) Jitter attenuator disabled or enabled in the transmit path.

# Figure 10-9. Receive Side Timing



## Table 10-5. AC Characteristics—Transmit Side


 $(V_{DD} = 5.0V \pm 5\%, T_A = -40^{\circ}C \text{ to } +85^{\circ}C.) \text{ (See Figure 10-10.)}$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
TCLK Period	4		488		ns	1
TCLK Fellou	$t_{\mathrm{CP}}$		648		ns	2
TCLK Pulse Width	$t_{CH}$	75			ns	
	$t_{\mathrm{CL}}$	75			ns	
TPOS/TNEG Setup to TCLK Falling or Rising	$t_{ m SU}$	20			ns	
TPOS/TNEG Hold From TCLK Falling or Rising	$t_{ m HD}$	20			ns	
TCLK Rise and Fall Times	$t_{\rm R},t_{\rm F}$			25	ns	

# **NOTES:**

- 1) E1 Mode.
- 2) T1 or J1 Mode.


# Figure 10-10. Transmit Side Timing




#### 11 PACKAGE INFORMATION

(The package drawing(s) in this data sheet may not reflect the most current specifications. The package number provided for each package is a link to the latest package outline information.)

# 11.1 44-Pin TQFP (<u>56-G4012-001</u>)



# 11.2 49-Ball CSGBA (7mm x 7mm) (<u>56-G6006-001</u>)



# 11.3 144-Ball CSBGA (17mm x 17mm) (56-G6011-001)

