

## DS2401 Silicon Serial Number


#### **Benefits and Features**


- Guaranteed Unique 64-Bit ROM ID Chip for Absolute Traceability
  - Unique, 64-Bit Registration Number (8-Bit Family Code + 48-Bit Serial Number + 8-Bit CRC Tester)
  - 8-Bit Family Code Specifies DS2401
     Communications Requirements to Reader
- Minimalist 1-Wire® Interface Lowers Cost and Interface Complexity
  - Multiple DS2401 Devices Can Reside on a Common 1-Wire Net
  - Built-In Multidrop Controller Ensures Compatibility with Other 1-Wire Net Products
  - Reduces Control, Address, Data, and Power to a Single Pin and Communicates at Up to 16.3kbps
  - Presence Pulse Acknowledges When the Reader First Applies Voltage
  - Low-Cost TO-92, SOT-223, and TSOC Surface-Mount Packages
  - TO-92 Tape-and-Reel Version with Leads Bent to 100-mil Spacing (Default) or with Straight Leads (DS2401-SL)
- Wide Voltage and Temperature Operating Ranges Enables Robust System Performance
  - Extended 2.8V to 6.0V Range (DS2401)
  - Zero Standby Power Required
  - -40°C to +85°C Industrial Temperature Range

## **Applications**


- PCB Identification
- Network Node ID
- Equipment Registration

## **Pin Configurations**






SOT-223







Flip Chip, Top View with Laser Mark, Contacts Not Visible. "rrd" = Revision/Date



**Pin Descriptions** 

	PIN				
NAME	TO-92	SOT- 223	TSOC	FLIP CHIP	WLP
DATA (DQ)	2	2	2	1	A1, B1
GROUND	1	1, 4	1	2	A2, B2
N.C. (No Connect)	3	3	3–6	_	_

1-Wire is a registered trademark of Maxim Integrated Products, Inc.

19-5860<sup>-</sup> Rev 1/22

**Ordering Information** 

PART	TEMP RANGE	PIN-PACKAGE
DS2401+	-40°C to +85°C	3 TO-92
DS2401A+	-40°C to +85°C	3 TO-92
DS2401+T&R	-40°C to +85°C	3 TO-92 (formed leads)
DS2401A+T&R	-40°C to +85°C	3 TO-92 (formed leads)
DS2401-SL+T&R	-40°C to +85°C	3 TO-92 (straight leads)
DS2401P+	-40°C to +85°C	6 TSOC
DS2401AP+	-40°C to +85°C	6 TSOC
DS2401P+T&R	-40°C to +85°C	6 TSOC
DS2401AP+T&R	-40°C to +85°C	6 TSOC
DS2401Z+	-40°C to +85°C	4 SOT-223
DS2401Z+T&R	-40°C to +85°C	4 SOT-223
DS2401AZ+	-40°C to +85°C	4 SOT-223
DS2401AZ+T&R	-40°C to +85°C	4 SOT-223
DS2401X1-S#T	-40°C to +85°C	2 Flip Chip (2.5k pieces)
DS2401X-S+T	-40°C to +85°C	4 WLP

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

## **Description**

The DS2401 enhanced silicon serial number is a low-cost, electronic registration number that provides an absolutely unique identity which can be determined with a minimal electronic interface (typically, a single port pin of a microcontroller). The DS2401 consists of a 64-bit ROM that includes a unique 48-bit serial number, an 8-bit CRC, and an 8-bit Family Code (01h). Data is transferred serially via the 1-Wire protocol that requires only a single data lead and a ground return. Power for reading and writing the device is derived from the data line itself with no need for an external power source. The DS2401 is an upgrade to the DS2400. The DS2401 is fully reverse-compatible with the DS2400 but provides the additional multi-drop capability that enables many devices to reside on a single data line. The familiar TO-92, SOT-223 or TSOC package provides a compact enclosure that allows standard assembly equipment to handle the device easily.

## **Operation**

The DS2401's internal ROM is accessed via a single data line. The 48-bit serial number, 8-bit family code and 8-bit CRC are retrieved using the Maxim 1-Wire protocol. This protocol defines bus transactions in terms of the bus state during specified time slots that are initiated on the falling edge of sync pulses from the bus master. All data is read and written least significant bit first.

## 1-Wire Bus System

The 1-Wire bus is a system which has a single bus master system and one or more slaves. In all instances, the DS2401 is a slave device. The bus master is typically a microcontroller. The discussion of this bus system is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire signaling (signal type and timing).

## **Hardware Configuration**

The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have an open-drain connection or 3-state outputs. The DS2401 is an open-drain part with an internal circuit

T&R/T = Tape and reel.

SL = Straight leads.

<sup>#</sup>Denotes a RoHS-compliant device that may include lead that is exempt under the RoHS requirements.


equivalent to that shown in Figure 2. The bus master can be the same equivalent circuit. If a bidirectional pin is not available, separate output and input pins can be tied together. The bus master requires a pullup resistor at the master end of the bus, with the bus master circuit equivalent to the one shown in Figure 3. The value of the pullup resistor should be approximately  $5k\Omega$  (DS2401) or  $2.2k\Omega$  (DS2401A) for short line lengths. A multidrop bus consists of a 1-Wire bus with multiple slaves attached. The 1-Wire bus has a maximum data rate of 16.3kbits per second.

The idle state for the 1-Wire bus is high. If, for any reason, a transaction needs to be suspended, the bus MUST be left in the idle state if the transaction is to resume. If this does not occur and the bus is left low for more than 120µs, one or more of the devices on the bus may be reset.

**DS2401 Memory Map** Figure 1

	8-Bit CRC Code	48-Bit S	erial Number	8-Bit Fam	ily Code (01h)
MSB	LSB	MSB	LSB	MSB	LSB


## **DS2401 Equivalent Circuit Figure 2**



## **Bus Master Circuit** Figure 3

# 

#### **B) Standard TTL**



#### Note:

Depending on the 1-Wire communication speed and the bus load characteristics, the optimal pullup resistor ( $R_{PU}$ ) value for the DS2401 will be in the 1.5k $\Omega$  to 5k $\Omega$  range. For the DS2401A,  $R_{PU}$  should range from 300 $\Omega$  to 2.2k $\Omega$ .

## **Transaction Sequence**

The sequence for accessing the DS2401 via the 1-Wire port is as follows:

- Initialization
- ROM Function Command
- Read Data

#### Initialization

All transactions on the 1-Wire bus begin with an initialization sequence. The initialization sequence consists of a reset pulse transmitted by the bus master followed by a Presence Pulse(s) transmitted by the slave(s).

The Presence Pulse lets the bus master know that the DS2401 is on the bus and is ready to operate. For more details, see the 1-Wire Signaling section.

#### **ROM Function Commands**

Once the bus master has detected a presence, it can issue one of the four ROM function commands. All ROM function commands are 8 bits long. A list of these commands follows (refer to flowchart in Figure 4).

#### Read ROM [33h]

This command allows the bus master to read the DS2401's 8-bit family code, unique 48-bit serial number, and 8-bit CRC. This command can only be used if there is a single DS2401 on the bus. If more than one slave is present on the bus, a data collision will occur when all slaves try to transmit at the same time (open drain will produce a wired-AND result).

#### Legacy Read ROM [0Fh] (Not Supported by DS2401A)

In addition to command byte 33h, the DS2401 Read ROM function will also occur with a command byte of 0Fh in order to ensure compatibility with the DS2400, which will only respond to a 0Fh command word with its 64-bit ROM data. This legacy command byte is not supported by the DS2401A.

#### Match ROM [55h]/Skip ROM [CCh]

The complete 1-Wire protocol for all Maxim iButtons® contains a Match ROM and a Skip ROM command. Since the DS2401 contains only the 64-bit ROM with no additional data fields, the Match ROM and Skip ROM are not applicable and will cause no further activity on the 1-Wire bus if executed. The DS2401 does not interfere with other 1-Wire parts on a multidrop bus that do respond to a Match ROM or Skip ROM (for example, a DS2401 and DS1994 on the same bus). However, the DS2401A will return a response after a Match ROM or Skip ROM command. If a multidrop configuration exists in the application, responses from connected DS2401A devices should be taken into account.

#### Search ROM [F0h]

When a system is initially brought up, the bus master might not know the number of devices on the 1-Wire bus or their 64-bit ROM codes. The search ROM command allows the bus master to use a process of elimination to identify the 64-bit ROM codes of all slave devices on the bus. The ROM search process is the repetition of a simple 3-step routine: read a bit, read the complement of the bit, then write the desired value of that bit. The bus master performs this simple 3-step routine on each bit of the ROM. After one complete pass, the bus master knows the contents of the ROM in one device. The remaining number of devices and their ROM codes may be identified by additional passes. Refer to Application Note 187: 1-Wire Search Algorithm for a comprehensive discussion of a ROM search, including an actual example.

## 1-Wire Signaling

The DS2401 requires a strict protocol to ensure data integrity. The protocol consists of four types of signaling on one line: reset sequence with Reset Pulse and Presence Pulse, write 0, write 1, and read data. All these signals except Presence Pulse are initiated by the bus master.

The initialization sequence required to begin any communication with the DS2401 is shown in Figure 5. A reset pulse followed by a Presence Pulse indicates the DS2401 is ready to send or receive data given the correct ROM command.


iButton is a registered trademark of Maxim Integrated Products, Inc.

The bus master transmits (Tx) a reset pulse ( $t_{RSTL}$ , minimum 480µs). The bus master then releases the line and goes into receive mode (Rx). The 1-Wire bus is pulled to a high state via the pullup resistor. After detecting the rising edge on the data pin, the DS2401 waits ( $t_{PDH}$ , 15-60µs) and then transmits the Presence Pulse ( $t_{PDL}$ , 60-240µs). The 1-Wire bus requires a pullup resistance in the range specified by R<sub>PU</sub>, depending on bus load characteristics.


#### **Read/Write Time Slots**

The definitions of write and read time slots are illustrated in Figure 6. All time slots are initiated by the master driving the data line low. The falling edge of the data line synchronizes the DS2401 to the master by triggering a delay circuit in the DS2401. During write time slots, the delay circuit determines when the DS2401 will sample the data line. For a read data time slot, if a "0" is to be transmitted, the delay circuit determines how long the DS2401 will hold the data line low overriding the "1" generated by the master. If the data bit is a 1, the DS2401 will leave the read data time slot unchanged.


# **ROM Functions Flow Chart** Figure 4




# Initialization Procedure "Reset and Presence Pulses" Figure 5




# **Read/Write Timing Diagram** Figure 6 **Write-One Time Slot**



## Read/Write Timing Diagram (cont'd) Figure 6 Write-Zero Time Slot



#### **Read-Data Time Slot**



#### **CRC Generation**

To validate the data transmitted from the DS2401, the bus master may generate a CRC value from the data as it is received. This generated value is compared to the value stored in the last 8 bits of the DS2401. If the two CRC values match, the transmission is error-free.

The equivalent polynomial function of this CRC is: CRC = x8 + x5 + x4 + 1. Additional information about the Maxim 1-Wire CRC is available in Application Note 27.

## **Custom DS2401**

Customization of a portion of the unique 48-bit serial number by the customer is available. Maxim will register and assign a specific customer ID in the 12 most significant bits of the 48-bit field. The next most significant bits are selectable by the customer as a starting value, and the least significant bits are non-selectable and will be automatically incremented by one. Certain quantities and conditions apply for these custom parts. Contact your Maxim sales representative for more information.

## **Absolute Maximum Ratings**

Voltage Range on Any Pin Relative to Ground	
DS2401	0.5V to +7.0V
DS2401A	0.5V to +6.0V
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	
Lead Temperature (TO-92, TSOC, SOT-223 only; soldering, 10s)	
Soldering Temperature (reflow)	
TO-92	+250°C
TSOC, SOT-223, WLP	+260°C
Flip Chip	+240°C

This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

#### **Electrical Characteristics**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +85$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ELECTRICAL CI	HARACTERIS	TICS	-	•	•	
Pullup Voltage (Note 2)		DS2401	2.8		6	V
	DS2401A	3		5.25	V	
Pullup Resistance (Note 1)	DS2401	1500		5000	Ω	
	DS2401A	300		2000		
Logic 1 (Notes 6,	V <sub>IH</sub>	DS2401	2.2			V
11)	VIH	DS2401A		0.75 x V <sub>PUP</sub>		V
Logic 0	VIL		-0.3		0.3	V
Output Logic-Low	Vol				0.4	V
Input Load Current (Note 3)	IL			5		μA
Input Capacitance	CIO	DS2401			800	- pF
(Notes 7, 11)	CIO	DS2401A		1000		
AC ELECTRICAL CI	HARACTERIS	TICS				
Time Slot	tslот		60		120	μs
Write 1 Low Time (Note 10)	<b>t</b> LOW1		1		15	μs
Write 0 Low Time	t <sub>LOW0</sub>		60		120	μs
Read Data Valid (Note 9)	t <sub>RDV</sub>			15		μs
Release Time	trelease		0	15	45	μs
Read Data Setup (Note 5)	tsu				1	μs
	t <sub>REC</sub>		1			μs
Recovery Time		DS2401A, R <sub>PUP</sub> = 2200Ω (Notes 1, 12)	5			
Reset Time High (Note 4)	trsтн		480			μs
Reset Time Low	<b>t</b> RSTL	DS2401 (Note 8)	480		960	μs
		DS2401A	480		640	
Presence Detect High	tррн		15		60	μs
Presence Detect Low	t <sub>PDL</sub>		60		240	μs

**Note 1:** System requirement.

**Note 2:**  $V_{PUP}$  = external pullup voltage.

Note 3: Input load is to ground.

Note 4: An additional reset or communication sequence cannot begin until the reset high time has expired.

**Note 5:** Read data setup time refers to the time the host must pull the 1-Wire bus low to read a bit. Data is

guaranteed to be valid within tsu of this falling edge.

**Note 6:** V<sub>IH</sub> is a function of the external pullup resistor and V<sub>PUP</sub>.

Note 7: Specified value represents the internal parasite capacitance when VPUP is first applied. Once the

parasite capacitance is charged, it does not affect normal communication.

Note 8: The reset low time (trate) should be restricted to a maximum of 960µs to allow interrupt signaling,

otherwise it could mask or conceal interrupt pulses if this device is used in parallel with a DS2404 or

DS1994.

Note 9: The optimal sampling point for the master is as close as possible to the end time of the trade period

without exceeding t<sub>RDV</sub>. For the case of a Read-One Time slot, this maximizes the amount of time for the pullup resistor to recover to a high level. For a Read-Zero Time slot, it ensures that a read will

occur before the fastest 1-Wire device(s) releases the line.

Note 10: The duration of the low pulse sent by the master should be a minimum of 1µs with a maximum value

as short as possible to allow time for the pullup resistor to recover the line to a high level before the 1-Wire device samples in the case of a Write-One Time, or before the master samples in the case of a

Read-One Time.

Note 11: Guaranteed by design and/or characterization only. Not production tested

**Note 12:** Applies to a single device attached to a 1-Wire line.

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
3 TO-92 (straight leads)	Q3+1	21-0248	_
3 TO-92 (formed leads)	Q3+4	<u>21-0250</u>	_
6 TSOC	D6+1	21-0382	90-0321
4 SOT-223	K3+1	21-0264	_
2 Flip Chip	BF211#1	<u>21-0378</u>	<u>21-0378</u>
4 WLP	N40B1+1	<u>21-0605</u>	Refer to Application Note 1891