Click here for production status of specific part numbers.

DS2476

## **DeepCover Secure Coprocessor**

EVALUATION KIT AVAILABLE

### **General Description**

The DS2476 is a DeepCover® secure ECDSA and HMAC SHA-256 coprocessor companion to the DS28C36. The coprocessor can compute any required HMACs or ECDSA signatures to do any operation on the DS28C36. The DS2476 provides a core set of cryptographic tools derived from integrated asymmetric (ECC-P256) and symmetric (SHA-256) security functions. In addition to the security services provided by the hardware implemented crypto engines, the device integrates a FIPS/NIST true random number generator (RNG), 8Kb of secured EEPROM, a decrement-only counter, two pins of configurable GPIO, and a unique 64-bit ROM identification number (ROM ID).

The ECC public/private key capabilities operate from the NIST defined P-256 curve and include FIPS 186 compliant ECDSA signature generation and verification to support a bidirectional asymmetric key authentication model. The SHA-256 secret-key capabilities are compliant with FIPS 180 and are flexibly used either in conjunction with ECDSA operations or independently for multiple HMAC functions.

Two GPIO pins can be independently operated under command control and include configurability supporting authenticated and nonauthenticated operation including an ECDSA-based crypto-robust mode to support secureboot of a host processor. This secure boot method can also be used to enable the coprocessor functions.

DeepCover embedded security solutions cloak sensitive data under multiple layers of advanced security to provide the most secure key storage possible. To protect against device-level security attacks, invasive and noninvasive countermeasures are implemented including active die shield, encrypted storage of keys, and algorithmic methods.

#### **Applications**

- IoT Node Crypto-Protection
- Accessory and Peripheral Secure Authentication
- Secure Storage of Cryptographic Keys for a Host Controller
- Secure Boot or Download of Firmware and/or System Parameters

DeepCover is a registered trademark of Maxim Integrated Products, Inc.

#### **Benefits and Features**

- ECC-256 Compute Engine
  - FIPS 186 ECDSA P256 Signature and Verification
  - ECDH Key Exchange with Authentication Prevents Man-in-the-Middle Attacks
  - ECDSA Authenticated R/W of Configurable Memory
- FIPS 180 SHA-256 Compute Engine
  - HMAC
- SHA-256 OTP (One-Time Pad) Encrypted R/W of Configurable Memory Through ECDH Established Key
  - Two GPIO Pins with Optional Authentication Control
    Open-Drain, 4mA/0.4V
  - Optional SHA-256 or ECDSA Authenticated On/Off and State Read
  - Optional ECDSA Certificate to Set On/Off after Multiblock Hash for Secure Boot
- RNG with NIST SP 800-90B Compliant Entropy Source with Function to Read Out
- Optional Chip Generated Pr/Pu Key Pairs for ECC Operations
- 17-Bit One-Time Settable, Nonvolatile Decrement-Only Counter with Authenticated Read
- 8Kbits of EEPROM for User Data, Keys, and Certificates
- Unique and Unalterable Factory Programmed 64-Bit Identification Number (ROM ID)
   Optional Input Data Component to Crypto and Key Operations
- I<sup>2</sup>C Communication Up to 1MHz
- Operating Range: 2.2V to 3.63V, -40°C to +85°C
- 6-Pin TDFN Package

#### Ordering Information appears at end of data sheet.

Typical Application Circuit appears at end of data sheet.



## DS2476

### DeepCover Secure Coprocessor

### **Absolute Maximum Ratings**

Voltage Range on Any Pin Relative to GND	0.5V to 4.0V
Maximum Current into Any Pin	20mA
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+125°C

Storage Temperature Range	-55°C to +125°C
Lead temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# Package Information

### 6 TDFN-EP

Package Code	T633+2			
Outline Number	<u>21-0137</u>			
Land Pattern Number	<u>90-0058</u>			
Thermal Resistance, Four-Layer Board:				
Junction to Ambient ( $\theta_{JA}$ )	42°C/W			
Junction to Case (θ <sub>JC</sub> )	9°C/W			

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

### **Electrical Characteristics**

(T<sub>A</sub> = -40°C to +85°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V <sub>CC</sub>	DS2476	2.97			- V
		DS2476B	2.2	3.3	3.63	
Active Supply Current	Icc	(Note 2)			300	μA
Standby Supply Current	Iccs				250	μA
Computation Current	ICMP	(Note 3)			7.5	mA
GPIO						
Output Low	PIOVOL				0.4	V
Input Low	PIOVIL		-0.3		0.3 x V <sub>CC</sub>	V
Input High	PIOVIH		0.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	v
Lookana aumant	ΙL	DS2476	-10		+10	μA
Leakage current		DS2476B	-1		+1	
ECC ENGINE		·				
Generate ECDSA Signature Time	t <sub>GES</sub>				50	ms
Generate ECC Key Pair	t <sub>GKP</sub>				100	ms
Verify ECDSA Signature or Compute ECDH Time	t <sub>VES</sub>				150	ms
SHA-256 ENGINE						
Computation Time (HMAC or RNG)	t <sub>CMP</sub>				3	ms

# DS2476

# DeepCover Secure Coprocessor

## **Electrical Characteristics (continued)**

(T<sub>A</sub> = -40°C to +85°C.) (Note 1)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
EEPROM							
W/E Endurance	NCY	(Note 4)		100K			_
Read Memory Time	t <sub>RM</sub>					1	ms
Write Memory Time	t <sub>WM</sub>					15	ms
Data Retention	tDR	T <sub>A</sub> = +85°C (Note	e 5)	10			years
I <sup>2</sup> C SCL AND SDA PINS (Note 6)	2			I			1 -
Low-Level Input Voltage	VIL			-0.3		0.3 × V <sub>CC</sub>	V
High-Level Input Voltage	VIH			0.7 ×		V <sub>CC</sub> +	V
Hysteresis of Schmitt Trigger Inputs	V <sub>HYS</sub>	(Note 7)		V <sub>CC</sub>	0.05 ×	0.3	v
	• • • • • •	(1101017)			V <sub>CC</sub>		
Low-Level Output Voltage at 4mA Sink Current	V <sub>OL</sub>					0.4	V
Output Fall Time from $V_{IH(MIN)}$ to $V_{IL(MAX)}$ with a Bus Capacitance from 10pF to 400pF	tOF	(Note 7)			30		ns
Pulse Width of Spikes that are Suppressed by the Input Filter	t <sub>SP</sub>	(Note 7)				50	ns
Input Current with an Input Voltage	11	DS2476		-10		+10	
Between 0.1VCCmax and 0.9VCCmax	11	DS2476B (Note 8	3)	-1		+1	μA
Input Capacitance	CI	(Note 7)			10		pF
SCL Clock Frequency	f <sub>SCL</sub>	(Note 9)	DS2476	0		0.4	MHz
			DS2476B	0		1	
Hold Time (Repeated) START Condition	<sup>t</sup> HD:STA <sup>t</sup> LOW		DS2476	0.6			– µs – µs
			DS2476B DS2476	0.45			
Low Period of the SCL Clock			DS2476 DS2476B	0.65			
			DS2476	0.6			
High Period of the SCL Clock	thigh		DS2476B	0.35			μs
Setup Time for a Repeated START	t <sub>SU:STA</sub>		DS2476	0.6			- µs
Condition			DS2476B	0.35			
Data Hold Time	tup	(Note 7, 10, 11)	DS2476			0.9	– μs
	<sup>t</sup> HD:DAT	D:DAT (Note 7, 10, 11)	DS2476B			0.35	
Data Setup Time	t <sub>SU:DAT</sub>	(Notes 10, 12)		100			ns
Setup Time for STOP Condition	tsu:sto		DS2476 DS2476B	0.6			μs
Bus Free Time Between a STOP and			DS2476B	1.3			
START Condition	<sup>t</sup> BUF		DS2476 DS2476B	0.6			μs
Capacitive Load for Each Bus Line	CB	(Notes 9, 13)				400	pF
Worm Up Time	+	(Notoo 0, 14)	DS2476			0.25	ms
Warm-Up Time	t <sub>OSCWUP</sub> (Notes	(Notes 9, 14)	DS2476B			1.0	

DS2476

## DeepCover Secure Coprocessor

### **Electrical Characteristics (continued)**


 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C.)$  (Note 1)

- **Note 1:** Limits are 100% production tested at  $T_A = +25^{\circ}C$  and/or  $T_A = +85^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values at +25°C.
- Note 2: Operating current continuously reading memory at 400kHz with < 25ns rise and fall times on SDA and SCL.
- Note 3: Average current drawn from V<sub>CC</sub> during EEPROM read, EEPROM write, RNG calculation, SHA-256 calculation, or ECDSA calculation.
- Note 4: Write-cycle endurance is tested in compliance with JESD47H.
- Note 5: Data retention is rested in compliance with JESD47H.
- Note 6: All I<sup>2</sup>C timing values are referred to VIH(MIN) and VIL(MAX) levels.
- Note 7: Guaranteed by design and/or characterization only. Not production tested.
- Note 8: I/O pins of the DS2476B do not obstruct the SDA and SCL lines if V<sub>CC</sub> is switched off.
- Note 9: System requirement.
- Note 10: t<sub>LOW</sub> min = t<sub>HD:DAT</sub> max + t<sub>EDGE</sub> max + t<sub>SU:DAT</sub> min, where t<sub>EDGE</sub> is rise or fall time. For the DS2476, t<sub>EDGE</sub> max = 300ns; for the DS2476B, t<sub>EDGE</sub> max = 200ns. Values greater than these can be accommodated by extending t<sub>LOW</sub> accordingly.
- **Note 11:** The DS2476 provides a hold time of at least 100ns for the SDA signal (referred to the V<sub>IH(MIN)</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL. The master can provide a hold time of 0ns when writing to the device.
- Note 12: The DS2476 can be used in a standard-mode I<sup>2</sup>C bus system, but the requirement t<sub>SU:DAT</sub> ≥ 250ns must then be met (I<sup>2</sup>C bus specification Rev. 03, 19 June 2007).
- Note 13:  $C_B$  = total capacitance of one bus line in pF. The maximum bus capacitance allowable can vary from this value depending on the actual operating voltage and frequency of the application (I<sup>2</sup>C bus specification Rev. 03, 19 June 2007).
- Note 14: I<sup>2</sup>C communication should not take place for max t<sub>OSCWUP</sub> time following a power-on reset.

# DS2476

# DeepCover Secure Coprocessor

## **Pin Configuration**



## **Pin Description**

PIN	NAME	FUNCTION			
1	SCL	I <sup>2</sup> C CLK. Connect to V <sub>CC</sub> with a pullup resistor.			
2	SDA	I <sup>2</sup> C Data. Connect to V <sub>CC</sub> with a pullup resistor.			
3	GND	Ground			
4	PIOB	Open-Drain, General-Purpose IO			
5	PIOA	Open-Drain, General-Purpose IO			
6	V <sub>CC</sub>	Supply Voltage			
_	EP	Exposed Pad. Solder evenly to the board's ground plane for proper operation. Refer to Application Note 3273: Exposed Pads: <i>A Brief Introduction</i> for additional information.			

## DS2476

### DeepCover Secure Coprocessor

#### |<sup>2</sup>C

#### **General Characteristics**

The I<sup>2</sup>C bus uses a data line (SDA) plus a clock signal (SCL) for communication. Both SDA and SCL are bidirectional lines, connected to a positive supply voltage through a pullup resistor. When there is no communication, both lines are high. The output stages of devices connected to the bus must have an open drain or open collector to perform the wired-AND function. Data on the I<sup>2</sup>C bus can be transferred at rates of up to 100kbps in standard mode and up to 400kbps in fast mode. The DS2476 works in both modes.

A device that sends data on the bus is defined as a transmitter, and a device receiving data is defined as a receiver. The device that controls the communication is called a master. The devices that are controlled by the master are slaves. To be individually accessed, each

device must have a slave address that does not conflict with other devices on the bus.

Data transfers can be initiated only when the bus is not busy. The master generates the serial clock (SCL), controls the bus access, generates the START and STOP conditions, and determines the number of data bytes transferred between START and STOP (Figure 42). Data is transferred in bytes with the most significant bit being transmitted first. After each byte follows an acknowledge bit to allow synchronization between master and slave.

#### **Slave Address**

The slave address to which the DS2476 responds is shown in Figure 43. The slave address is part of the slave address/control byte. The last bit of the slave address/ control byte (R/W) defines the data direction. When set to 0, subsequent data flows from master to slave (write access); when set to 1, data flows from slave to master (read access).




Figure 42. I<sup>2</sup>C Protocol Overview




Figure 43. DS2476 I<sup>2</sup>C Slave Address

## DS2476

## DeepCover Secure Coprocessor

#### I<sup>2</sup>C Definitions

The following terminology is commonly used to describe I<sup>2</sup>C data transfers. The timing references are defined in Figure 44.

#### Bus Idle or Not Busy

Both SDA and SCL are inactive and in their logic-high states.

#### **START Condition**

To initiate communication with a slave, the master must generate a START condition. A START condition is defined as a change in state of SDA from high to low while SCL remains high.

#### **STOP Condition**

To end communication with a slave, the master must generate a STOP condition. A STOP condition is defined as a change in state of SDA from low to high while SCL remains high.

#### **Repeated START Condition**

Repeated STARTs are commonly used for read accesses after having specified a memory address to read from in a preceding write access. The master can use a repeated START condition at the end of a data transfer to immediately initiate a new data transfer following the current one. A repeated START condition is generated the same way as a normal START condition, but without leaving the bus idle after a STOP condition.

#### **Data Valid**

With the exception of the START and STOP condition, transitions of SDA can occur only during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the required setup and hold time ( $t_{HD:DAT}$  after the falling edge of SCL and  $t_{SU:DAT}$  before the rising edge of SCL; see Figure 44). There is one clock pulse per bit of data. Data is shifted into the receiving device during the rising edge of the SCL pulse.

When finished with writing, the master must release the SDA line for a sufficient amount of setup time (minimum  $t_{SU:DAT} + t_R$  in Figure 44) before the next rising edge of SCL to start reading. The slave shifts out each data bit on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. The master generates all SCL clock pulses, including those needed to read from a slave.




Figure 44: I<sup>2</sup>C Timing Diagram

## DS2476

## DeepCover Secure Coprocessor

#### Acknowledged by Slave

A slave device, when addressed, is usually obliged to generate an acknowledge after the receipt of each byte. The master must generate the clock pulse for each acknowledge bit. A slave that acknowledges must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse. Setup and hold times  $t_{SU:DAT}$  and  $t_{HD:DAT}$  must be taken into account.

#### Acknowledged by Master

To continue reading from a slave, the master is obliged to generate an acknowledge after the receipt of each byte. The master must generate the clock pulse for each acknowledge bit. A master that acknowledges must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse. Setup and hold times  $t_{SU:DAT}$  before the rising edge of SCL and  $t_{HD:DAT}$  after the falling edge of SCL must be taken into account.

#### Not Acknowledged by Slave

A slave device may be unable to receive or transmit data, for example, because it is busy performing a real-time function such as MAC computation or EEPROM write cycle or is in sleep mode. In this case, the slave does not acknowledge its slave address and leaves the SDA line high. A slave that is ready to communicate acknowledges at least its slave address. However, some time later, the slave might refuse to accept data, possibly because of an invalid command code or unexpected data. In this case, the slave device does not acknowledge any of the bytes that it refuses and leaves SDA high. In either case, after a slave has failed to acknowledge, the master first should generate a repeated START condition or a STOP condition followed by a START condition to begin a new data transfer.

#### Not Acknowledged by Master


At some time when receiving data, the master must signal an end of data to the slave. To achieve this, the master does not acknowledge the last byte that it has received from the slave. In response, the slave releases SDA, allowing the master to generate the STOP condition.

#### **Read and Write**

To write to the DS2476, the master must access the device in write access mode, i.e., the slave address must be sent with the direction bit set to 0. The next byte to be sent in write access mode is command byte. To read from the DS2476, the master must access the device in read access mode, i.e., the slave address must be sent with the direction bit set to 1. The read address is determined either from a preceding write access or implied from a function command.

# DS2476

## **Typical Application Circuit**



### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
DS2476Q+T†	-40°C to +85°C	6 TDFN-EP* (2.5k pcs)
DS2476BQ+T	-40°C to +85°C	6 TDFN-EP* (2.5k pcs)

+Denotes a lead(Pb)-free/RoHS-compliant package.

T= Tape and reel.

\*EP = Exposed pad.

*†Not recommended for new designs.*