DS28E15

DeepCover Secure Authenticator with 1-Wire SHA-256 and 512-Bit User EEPROM

General Description

DeepCover[™] embedded security solutions cloak sensitive data under multiple layers of advanced physical security to provide the most secure key storage possible.

The DeepCover Secure Authenticator (DS28E15) combines crypto-strong bidirectional secure challenge-andresponse authentication functionality with an implementation based on the FIPS 180-3-specified Secure Hash Algorithm (SHA-256). A 512-bit user-programmable EEPROM array provides nonvolatile storage of application data. Additional protected memory holds a read-protected secret for SHA-256 operations and settings for memory protection control. Each device has its own guaranteed unique 64-bit ROM identification number (ROM ID) that is factory programmed into the chip. This unique ROM ID is used as a fundamental input parameter for cryptographic operations and also serves as an electronic serial number within the application. A bidirectional security model enables two-way authentication between a host system and slave-embedded DS28E15. Slave-to-host authentication is used by a host system to securely validate that an attached or embedded DS28E15 is authentic. Host-to-slave authentication is used to protect DS28E15 user memory from being modified by a unauthentic host. The DS28E15 communicates over the single-contact 1-Wire® bus at overdrive speed. The communication follows the 1-Wire protocol with the ROM ID acting as node address in the case of a multidevice 1-Wire network.

Applications


Authentication of Consumables Secure Feature Control

Ordering Information appears at end of data sheet.

Benefits and Features

- 512-Bit EEPROM with SHA-256 Authentication for Reads and Writes
 - Symmetric-Key-Based Bidirectional Secure Authentication Model Based on SHA-256
 - Strong Authentication with a High-Bit-Count User Programmable Secret and Input Challenge
 - 512 Bits of User EEPROM Partitioned Into Two Pages of 256 Bits
 - User-Programmable and Irreversible EEPROM Protection Modes Including Authentication, Write and Read Protect, and OTP/EPROM Emulation
 - Unique Factory-Programmed, 64-Bit Identification Number
- Minimalist 1-Wire Interface Lowers Cost and Interface Complexity
 - Reduces Control, Address, Data, Power, and Programming Signals to a Single Data Pin
 - ±8kV HBM ESD Protection (typ)
 - 2-Pin SFN, 6-Pin TDFN-EP, and 6-Pin TSOC Packages
 - Operating Range: 3.3V ±10%, -40°C to +85°C

Typical Application Circuit



DeepCover is a trademark and 1-Wire is a registered trademark of Maxim Integrated Products, Inc.



DS28E15

DeepCover Secure Authenticator with 1-Wire SHA-256 and 512-Bit User EEPROM

Absolute Maximum Ratings

IO Voltage Range to GND0.5V to +4.0V	Storage Temperature Range55°C to +125°C
IO Sink Current20mA	Lead Temperature (TDFN, TSOC only; soldering, 10s)+300°C
Operating Temperature Range40°C to +85°C	Soldering Temperature (TDFN, TSOC only; reflow)+260°C
Junction Temperature+150°C	

Note: The SFN package is qualified for electro-mechanical contact applications only, not for soldering. For more information, refer to Application Note 4132: *Attachment Methods for the Electro-Mechanical SFN Package*.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

 $(T_A = -40$ °C to +85°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
IO PIN: GENERAL DATA							
1-Wire Pullup Voltage	V _{PUP}	(Note 2)	2.97		3.63	V	
1-Wire Pullup Resistance	R _{PUP}	V _{PUP} = 3.3V ±10% (Note 3)	300		1500	Ω	
Input Capacitance	C _{IO}	(Notes 4, 5)		1500		рF	
Input Load Current	ΙL	IO pin at V _{PUP}		5	19.5	μΑ	
High-to-Low Switching Threshold	V _{TL}	(Notes 6, 7)		0.65 x V _{PUP}		V	
Input Low Voltage	V _{IL}	(Notes 2, 8)			0.3	V	
Low-to-High Switching Threshold	V _{TH}	(Notes 6, 9)		0.75 x V _{PUP}		V	
Switching Hysteresis	V _{HY}	(Notes 6, 10)		0.3		V	
Output Low Voltage	V _{OL}	I _{OL} = 4mA (Note 11)			0.4	V	
Recovery Time	t _{REC}	$R_{PUP} = 1500\Omega$ (Notes 2, 12)	5			μs	
Time Slot Duration	tSLOT	(Notes 2, 13)	13			μs	
IO PIN: 1-Wire RESET, PRESENCE-DETECT CYCLE							
Reset Low Time	t _{RSTL}	(Note 2)	48		80	μs	
Reset High Time	t _{RSTH}	(Note 14)	48			μs	
Presence-Detect Sample Time	t _{MSP}	(Notes 2, 15)	8		10	μs	
IO PIN: 1-Wire WRITE							
Write-Zero Low Time	t _{WOL}	(Notes 2, 16)	8		16	μs	
Write-One Low Time	t _{W1L}	(Notes 2, 16)	1		2	μs	
IO PIN: 1-Wire READ							
Read Low Time	t _{RL}	(Notes 2, 17)	1		2 - δ	μs	
Read Sample Time	t _{MSR}	(Notes 2, 17)	t _{RL} + δ		2	μs	

www.maximintegrated.com Maxim Integrated | 2

DS28E15

DeepCover Secure Authenticator with 1-Wire SHA-256 and 512-Bit User EEPROM

Electrical Characteristics (continued)

 $(T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
EEPROM						
Programming Current	I _{PROG}	V _{PUP} = 3.63V (Notes 5, 18)			1	mA
Programming Time for a 32-Bit Segment or Page Protection	t _{PRD}	Refer to the full data sheet.		ms		
Programming Time for the Secret	t _{PRS}					ms
Write/Erase Cycling Endurance	N _{CY}	T _A = +85°C (Notes 21, 22)	100k			_
Data Retention	t _{DR}	T _A = +85°C (Notes 23, 24, 25)	10			Years
SHA-256 ENGINE						
Computation Current	I _{CSHA}	Refer to the full data sheet.		mA		
Computation Time	t _{CSHA}	neiei to the full data sheet.			ms	

- Note 1: Limits are 100% production tested at T_A = +25°C and/or T_A = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.
- Note 2: System requirement.
- Note 3: Maximum allowable pullup resistance is a function of the number of 1-Wire devices in the system and 1-Wire recovery times. The specified value here applies to systems with only one device and with the minimum 1-Wire recovery times.
- Note 4: Typical value represents the internal parasite capacitance when V_{PUP} is first applied. Once the parasite capacitance is charged, it does not affect normal communication.
- Note 5: Guaranteed by design and/or characterization only. Not production tested.
- Note 6: V_{TL}, V_{TH}, and V_{HY} are a function of the internal supply voltage, which is a function of V_{PUP}, R_{PUP}, 1-Wire timing, and capacitive loading on IO. Lower V_{PUP}, higher R_{PUP}, shorter t_{REC}, and heavier capacitive loading all lead to lower values of V_{TI} , V_{TH} , and V_{HY} .
- Note 7: Voltage below which, during a falling edge on IO, a logic 0 is detected.
- Note 8: The voltage on IO must be less than or equal to V_{IL(MAX)} at all times the master is driving IO to a logic 0 level.
- Note 9: Voltage above which, during a rising edge on IO, a logic 1 is detected.
- Note 10: After V_{TH} is crossed during a rising edge on IO, the voltage on IO must drop by at least V_{HY} to be detected as logic 0.
- Note 11: The I-V characteristic is linear for voltages less than 1V.
- Note 12: Applies to a single device attached to a 1-Wire line.
- **Note 13:** Defines maximum possible bit rate. Equal to $1/(t_{WOL(MIN)}) + t_{REC(MIN)}$.
- Note 14: An additional reset or communication sequence cannot begin until the reset high time has expired.
- Note 15: Interval after t_{RSTL} during which a bus master can read a logic 0 on IO if there is a DS28E15 present. The power-up presence detect pulse could be outside this interval but will be complete within 2ms after power-up.
- Note 16: ε in Figure 11 represents the time required for the pullup circuitry to pull the voltage on IO up from V_{II} to V_{TH}. The actual maximum duration for the master to pull the line low is $t_{W1L(MAX)} + t_F - \epsilon$ and $t_{W0L(MAX)} + t_F - \epsilon$, respectively.

 Note 17: δ in Figure 11 represents the time required for the pullup circuitry to pull the voltage on IO up from V_{IL} to the input-high
- threshold of the bus master. The actual maximum duration for the master to pull the line low is t_{RL(MAX)} + t_F.
- Note 18: Current drawn from IO during the EEPROM programming interval or SHA-256 computation. The pullup circuit on IO during the programming interval and SHA-256 computation should be such that the voltage at IO is greater than or equal to 2.0V.
- Note 19: Refer to the full data sheet.

Note 20: Refer to the full data sheet.

- **Note 21:** Write-cycle endurance is tested in compliance with JESD47G.
- Note 22: Not 100% production tested; guaranteed by reliability monitor sampling.

DS28E15

DeepCover Secure Authenticator with 1-Wire SHA-256 and 512-Bit User EEPROM

Electrical Characteristics (continued)

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$ (Note 1)


Note 23: Data retention is tested in compliance with JESD47G.

Note 24: Guaranteed by 100% production test at elevated temperature for a shorter time; equivalence of this production test to the-data sheet limit at operating temperature range is established by reliability testing.

Note 25: EEPROM writes can become nonfunctional after the data-retention time is exceeded. Long-term storage at elevated temperatures is not recommended.

Note 26: Refer to the full data sheet.

Pin Configurations



Pin Descriptions

	PIN		NAME	FUNCTION
SFN	TDFN-EP	TSOC	NAIVIE	FUNCTION
_	1, 4, 5, 6	3– 6	N.C.	Not Connected
1	2	2	10	1-Wire Bus Interface. Open-drain signal that requires an external pullup resistor.
2	3	1	GND	Ground Reference
_	_	_	EP	Exposed Pad (TDFN Only). Solder evenly to the board's ground plane for proper operation. Refer to Application Note 3273: <i>Exposed Pads: A Brief Introduction</i> for additional information.

www.maximintegrated.com Maxim Integrated | 4