

## ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM

### **General Description**

**Features** 

The DS3232M is a low-cost, extremely accurate, I<sup>2</sup>C real-time clock (RTC) with 236 bytes of battery-backed SRAM. The device incorporates a battery input and maintains accurate timekeeping when main power to the device is interrupted. The integration of the microelectromechanical systems (MEMS) resonator enhances the long-term accuracy of the device and reduces the piecepart count in a manufacturing line.

The RTC maintains seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or 12-hour format with an  $\overline{\text{AM}}/\text{PM}$  indicator. Two programmable time-of-day alarms and a 1Hz output are provided. Address and data are transferred serially through an I²C bidirectional bus. A precision temperature-compensated voltage reference and comparator circuit monitors the status of VCC to detect power failures, to provide a reset output, and to automatically switch to the backup supply when necessary. Additionally, the  $\overline{\text{RST}}$  pin is monitored as a pushbutton input for generating a microprocessor reset. See the Block Diagram for more details.


## **Applications**

Power Meters
Industrial Applications

Ordering Information appears at end of data sheet.

- ◆ Timekeeping Accuracy ±5ppm (±0.432 Second/ Day) from -40°C to +85°C
- ♦ 236 Bytes of Battery-Backed User SRAM
- ♦ Battery Backup for Continuous Timekeeping
- **♦ Low Power Consumption**
- ♦ Functionally Compatible to DS3232
- ♦ Complete Clock Calendar Functionality Including Seconds, Minutes, Hours, Day, Date, Month, and Year with Leap Year Compensation Up to Year 2100
- ♦ Two Time-of-Day Alarms
- ♦ 1Hz and 32.768kHz Outputs
- ◆ Reset Output and Pushbutton Input with Debounce
- ♦ Fast (400kHz) I<sup>2</sup>C-Compatible Serial Bus
- ♦ +2.3V to +4.5V Supply Voltage
- ♦ Digital Temp Sensor with ±3°C Accuracy
- ♦ -40°C to +85°C Temperature Range
- ♦ 8-Pin SO (150 mils) Package
- ♦ Underwriters Laboratories (UL) Recognized

## **Typical Operating Circuit**



For related parts and recommended products to use with this part, refer to: www.maximintegrated.com/DS3232M.related

**Note:** Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: <a href="https://www.maximintegrated.com/errata">www.maximintegrated.com/errata</a>.

#### **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on Any Pin Relative to GND0.3V to +6.0V	Junction Temperature+150°C
Operating Temperature Range40°C to +85°C	Lead Temperature (soldering, 10s)+300°C
Storage Temperature Range55°C to +125°C	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### PACKAGE THERMAL CHARACTERISTICS (Note 1)

SO

Junction-to-Ambient Thermal Resistance (θ, IA) ....... 120°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### RECOMMENDED OPERATING CONDITIONS

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Cumply Valtage	V <sub>CC</sub>		2.3	3.3	4.5	V
Supply Voltage	V <sub>BAT</sub>		2.3	3.0	4.5	V
Logic 1	V <sub>IH</sub>		0.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
Logic 0	V <sub>IL</sub>		-0.3		0.3 x V <sub>CC</sub>	V

#### **ELECTRICAL CHARACTERISTICS—FREQUENCY AND TIMEKEEPING**

 $(V_{CC} \text{ or } V_{BAT} = +3.3V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +3.3V, V_{BAT} = +3.0V, \text{ and } T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
1Hz Frequency Tolerance	Δf/f <sub>OUT</sub>	Measured over ≥ 10s interval			±5	ppm
1Hz Frequency Stability vs. V <sub>CC</sub> Voltage	Δf/V			±1		ppm/V
Timekeeping Accuracy	tK <sub>A</sub>				±0.432	Seconds/ Day
32kHz Frequency Tolerance	Δf/f <sub>OUT</sub>				±2.5	%

#### DC ELECTRICAL CHARACTERISTICS—GENERAL

 $(V_{CC} = +2.3V \text{ to } +4.5V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +3.3V, V_{BAT} = +3.0V, \text{ and } T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Active Supply Current (I <sup>2</sup> C Active)	ICCA	(Note 3)		125	250	μA
Standby Supply Current (I <sup>2</sup> C Inactive)	ICCS	(Notes 3, 4)		100	175	μA

### DC ELECTRICAL CHARACTERISTICS—GENERAL (continued)

 $(V_{CC} = +2.3V \text{ to } +4.5V, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +3.3V, V_{BAT} = +3.0V, \text{ and } T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Temperature Conversion Current (I <sup>2</sup> C Inactive)	ICCSCONV			200	350	μА
Power-Fail Voltage	VPF		2.45	2.575	2.70	V
Logic 0 Output (32KHZ, INT/SQW, SDA)	VOL	IOL = 3mA			0.4	V
Logic 0 Output (RST)	VOL	IOL = 1mA			0.4	V
		Active supply > 3.3V, IOH = -1mA	2.0			
Logic 1 Output (32KHZ)	VOH	Active supply > 2.7V, IOH = -0.75mA	2.0			V
		Active supply > 2.3V, IOH = -0.14mA	2.0			
Output Leakage (32KHZ, INT/SQW, SDA)	ILO		-0.1		+0.1	μΑ
Input Leakage (SCL)	ILI		-0.1		+0.1	μΑ
RST I/O Leakage	IOL		-200		+10	μΑ
VBAT Leakage	IBATLKG	TA = +25°C	-100	25	+100	nA
Temperature Accuracy	TEMPACC	VCC or VBAT = +3.3V		±3		°C
Temperature Conversion Time	tCONV			10		ms
Pushbutton Debounce	PBDB			250		ms
Reset Active Time	tRST			250		ms
Oscillator Stop Flag (OSF) Delay	tOSF	(Note 5)		25	100	ms

### DC ELECTRICAL CHARACTERISTICS—VBAT CURRENT CONSUMPTION

 $(V_{CC} = 0V, V_{BAT} = +2.3V \text{ to } +4.5V, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = 0V, V_{BAT} = +3.0V, \text{ and } T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Active Battery Current (I <sup>2</sup> C Active)	IBATA	(Note 3)		25	75	μΑ
Timekeeping Battery Current (I <sup>2</sup> C Inactive)	IBATT	EN32KHZ = 0, INTCN = 1 (Note 3)		1.8	3.0	μΑ
Temperature Conversion Current (I <sup>2</sup> C Inactive)	IBATTC			200	350	μA
Data Retention Current (Oscillator Stopped and I <sup>2</sup> C Inactive)	IBATDR	TA = +25°C			100	nA

#### AC ELECTRICAL CHARACTERISTICS—POWER SWITCH

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$  (Note 2, Figure 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
VCC Fall Time, VPFMAX to VPFMIN	tVCCF		300			μs
VCC Rise Time, VPFMIN to VPFMAX	tVCCR		0			μs
Recovery at Power-Up	tREC	(Note 6)		250	300	ms

#### AC ELECTRICAL CHARACTERISTICS—I<sup>2</sup>C INTERFACE

 $(V_{CC} \text{ or } V_{BAT} = +2.3 \text{V to } +4.5 \text{V}, T_A = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted.} \text{Typical values are at } V_{CC} = +3.3 \text{V}, V_{BAT} = +3.0 \text{V}, \text{ and } T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$  (Notes 2, 7, Figure 1)

PARAMETER	SYMBOL	CONDITIONS	MIN T	YP MAX	UNITS
SCL Clock Frequency	fSCL		0	400	kHz
Bus Free Time Between STOP and START Conditions	tBUF		1.3		μs
Hold Time (Repeated) START Condition	tHD:STA		0.6		μs
Low Period of SCL	tLOW		1.3		μs
High Period of SCL	tHIGH		0.6		μs
Data Hold Time	tHD:DAT		0	0.9	μs
Data Set-Up Time	tSU:DAT		100	,	ns
START Set-Up Time	tSU:STA		0.6	·	μs
SDA and SCL Rise Time	tR	(Note 8)	20 + 0.1CB	300	ns
SDA and SCL Fall Time	tF	(Note 8)	20 + 0.1CB	300	ns
STOP Set-Up Time	tsu:sto		0.6		μs
SDA, SCL Input Capacitance	CBIN	(Note 9)		10	pF

- Note 2: Limits are 100% tested at  $T_A = +25^{\circ}\text{C}$  and  $T_A = +85^{\circ}\text{C}$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Typical values are not guaranteed.
- Note 3: Includes the temperature conversion current (averaged).
- **Note 4:** Does not include  $\overline{RST}$  leakage if  $V_{CC} < V_{PF}$ .
- Note 5: The parameter t<sub>OSF</sub> is the period of time the oscillator must be stopped for the OSF flag to be set.
- **Note 6:** The state of RST does not affect the I<sup>2</sup>C interface or RTC functions.
- Note 7: Interface timing shown is for fast-mode (400kHz) operation. This device is also backward-compatible with standard mode I<sup>2</sup>C timing.
- **Note 8:**  $C_B$  = total capacitance of one bus line in picofarads.
- Note 9: Guaranteed by design and not 100% production tested.

# ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM

## **Timing Diagrams**




Figure 1. I<sup>2</sup>C Timing




Figure 2. Power Switch Timing





Figure 3. Pushbutton Reset Timing

# ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM

## **Typical Operating Characteristics**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 




# ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM


### **Typical Operating Characteristics (continued)**


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 







**1Hz FREQUENCY ERROR** 










# ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM

## **Pin Configuration**




## **Pin Description**

PIN	NAME	FUNCTION
1	32KHZ	32.768KHZ Output (Push-Pull Output, 50% Duty Cycle). If enabled (EN32KHZ = 1), the 32kHz output is active on $V_{CC}$ . If enabled for battery operation (BB32KHZ = 1), the output is also active on $V_{BAT}$ . When disabled, the output is forced low. This pin can be left unconnected if not used.
2	V <sub>CC</sub>	DC Power Pin for Primary Power Supply. This pin should be decoupled using a 0.1µF to 1.0µF capacitor. Connect to ground if not used.
3	ĪNT/ SQW	Active-Low Interrupt or 1Hz Square-Wave Output. This open-drain pin requires an external pullup resistor connected to a supply at 4.5V or less. It can be left open if not used. This multifunction pin is determined by the state of the INTCN bit in the Control register (0Eh). When INTCN is set to logic 0, this pin outputs a 1Hz square wave. When INTCN is set to logic 1, a match between the timekeeping registers and either of the alarm registers activates the INT/SQW pin (if the alarm is enabled). Because the INTCN bit is set to logic 1 when power is first applied, the pin defaults to an interrupt output with alarms disabled.
4	RST	Active-Low Reset. This pin is an open-drain input/output. It indicates the status of $V_{CC}$ relative to the $V_{PF}$ specification. As $V_{CC}$ falls below $V_{PF}$ , the $\overline{RST}$ pin is driven low. When $V_{CC}$ exceeds $V_{PF}$ , for $t_{RST}$ , the $\overline{RST}$ pin is pulled high by the internal pullup resistor. The active-low, open-drain output is combined with a debounced pushbutton input function. This pin can be activated by a pushbutton reset request. It has an internal $50k\Omega$ ( $R_{PU}$ ) nominal value pullup resistor to $V_{CC}$ . No external pullup resistors should be connected. If the oscillator is disabled, $t_{REC}$ is bypassed and $\overline{RST}$ immediately goes high.
5	GND	Ground
6	V <sub>BAT</sub>	Backup Power-Supply Input. When using the device with the V <sub>BAT</sub> input as the primary power source, this pin should be decoupled using a 0.1µF to 1.0µF low-leakage capacitor. When using the device with the V <sub>BAT</sub> input as the backup power source, the capacitor is not required. If V <sub>BAT</sub> is not used, connect to ground. The device is UL recognized to ensure against reverse charging when used with a primary lithium battery. Go to <a href="https://www.maximintegrated.com/qa/info/ul">www.maximintegrated.com/qa/info/ul</a> for more information.
7	SDA	Serial-Data Input/Output. This pin is the data input/output for the I <sup>2</sup> C serial interface. This open-drain pin requires an external pullup resistor. The pullup voltage can be up to 4.5V, regardless of the voltage on V <sub>CC</sub> .
8	SCL	Serial-Clock Input. This pin is the clock input for the $I^2C$ serial interface and is used to synchronize data movement on the serial interface. The pullup voltage can be up to 4.5V, regardless of the voltage on $V_{CC}$ .

## ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM

### **Block Diagram**



## **Detailed Description**

The DS3232M is a serial real-time clock (RTC) driven by an internal, temperature-compensated, microelectromechanical systems (MEMS) resonator. The oscillator provides a stable and accurate reference clock and maintains the RTC to within ±0.432 seconds-per-day accuracy from -40°C to +85°C. The RTC is a low-power clock/calendar with two programmable time-of-day alarms. INT/SQW provides either an interrupt signal due to alarm conditions or a 1Hz square wave. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in

either the 24-hour or 12-hour format with an  $\overline{AM}/PM$  indicator. The internal registers are accessible though an I<sup>2</sup>C bus interface. A temperature-compensated voltage reference and comparator circuit monitors the level of V<sub>CC</sub> to detect power failures and to automatically switch to the backup supply when necessary. The  $\overline{RST}$  pin provides an external pushbutton function and acts as an indicator of a power-fail event. Also available are 236 bytes of general-purpose battery-backed SRAM.

### **Operation**

The <u>Block Diagram</u> shows the device's main elements. Each of the major blocks is described separately in the following sections.

## ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM




Figure 4. Single Supply (V<sub>CC</sub> Only)




Figure 5. Single Supply (V<sub>BAT</sub> Only)




Figure 6. Dual Power Supply

#### **High-Accuracy Time Base**

The temperature sensor, oscillator, and digital adjustment controller logic form the highly accurate time base. The controller reads the output of the on-board temperature sensor and adjusts the final 1Hz output to maintain the required accuracy. The device is trimmed at the factory to maintain a tight accuracy over the operating temperature range. When the device is powered by  $V_{\rm CC}$ , the adjustment occurs once a second. When the device is powered by  $V_{\rm BAT}$ , the adjustment occurs once every 10s to conserve power. Adjusting the 1Hz time base less often does not affect the device's long-term timekeeping accuracy. The device also contains an Aging Offset register that allows a constant offset (positive or negative) to be added to the factory-trimmed adjustment value.

#### **Power-Supply Configurations**

The DS3232M can be configured to operate on a single power supply (using either  $V_{\rm CC}$  or  $V_{\rm BAT}$ ) or in a dual-supply configuration, which provides a backup supply source to keep the timekeeping circuits alive during absence of primary system power.

<u>Figure 4</u> illustrates a single-supply configuration using  $V_{CC}$  only, with the  $V_{BAT}$  input grounded. When  $V_{CC} < V_{PF}$ , the <u>RST</u> output is asserted (active low). Temperature conversions are executed once per second.

<u>Figure 5</u> illustrates a single-supply configuration using  $V_{BAT}$  only, with the  $V_{CC}$  input grounded. The  $\overline{RST}$  output is disabled and is held at ground through the connection of the internal pullup resistor. Temperature conversions are executed once every 10s.

Figure 6 illustrates a dual-supply configuration, using the V<sub>CC</sub> supply for normal system operation and the V<sub>BAT</sub> supply for backup power. In this configuration, the power-selection function is provided by a temperature-compensated voltage reference and a comparator circuit that monitors the V<sub>CC</sub> level. When V<sub>CC</sub> is greater than V<sub>PF</sub>, the device is powered by V<sub>CC</sub>. When V<sub>CC</sub> is less than V<sub>PF</sub> but greater than V<sub>BAT</sub>, the device is powered by V<sub>CC</sub>. If V<sub>CC</sub> is less than V<sub>PF</sub> and is less than V<sub>BAT</sub>, the device is powered by V<sub>BAT</sub> (see Table 1).

When  $V_{CC} < V_{PF}$ , the  $\overline{RST}$  output is asserted (active low). When  $V_{CC}$  is the presently selected power source, temperature conversions are executed once per second. When  $V_{BAT}$  is the presently selected power source, temperature conversions are executed once every 10s.

**Table 1. Power Control** 

CONFIGURATION	CONDITION	I/O A	CTIVE	I/O INA	RST							
V <sub>CC</sub> Only	V <sub>CC</sub> > V <sub>PF</sub>											Inactive (High)
(Figure 4)	V <sub>CC</sub> < V <sub>PF</sub>	IC	CA	ıC	CS	Active (Low)						
V <sub>BAT</sub> Only	- Only $\overline{EOSC} = 0$		Disabled (Low)									
(Figure 5)	EOSC = 1	] IBA	ATA	I <sub>BA</sub>	TDR	Disabled (Low)						
D 10	V <sub>CC</sub> > V <sub>PF</sub>	ICO	CA	IC	CS	Inactive (High)						
Dual Supply (Figure 6)	\/ < \/	V <sub>CC</sub> > V <sub>BAT</sub>	I <sub>CCA</sub>	V <sub>CC</sub> > V <sub>BAT</sub>	Iccs	Active (Low)						
(1.19010-0)	V <sub>CC</sub> < V <sub>PF</sub>	V <sub>CC</sub> < V <sub>BAT</sub>	V <sub>CC</sub> < V <sub>BAT</sub> I <sub>BATA</sub> V <sub>CC</sub> < V <sub>BAT</sub> I <sub>BATT</sub>		I <sub>BATT</sub>	Active (Low)						

To preserve the battery, the first time  $V_{BAT}$  is applied to the device the oscillator does not start up until  $V_{CC}$  exceeds  $V_{PF}$  or until a valid  $I^2C$  address is written to the device. Typical oscillator startup time is less than 1s. Approximately 2s after  $V_{CC}$  is applied, or a valid  $I^2C$  address is written, the device makes a temperature measurement and applies the calculated correction to the oscillator. Once the oscillator is running, it continues to run as long as a valid power source is available ( $V_{CC}$  or  $V_{BAT}$ ), and the device continues to measure the temperature and correct the oscillator frequency. On the first application of  $V_{CC}$  power, or (if  $V_{BAT}$  powered) when a valid  $I^2C$  address is written to the device, the time and date registers are reset to 01/01/00 01 00:00:00 (DD/MM/YY DOW HH:MM:SS).

#### **VBAT Operation**

There are several modes of operation that affect the amount of  $V_{BAT}$  current that is drawn. While the device is powered by  $V_{BAT}$  and the serial interface is active, the active battery current  $I_{BATA}$  is drawn. When the serial interface is inactive, the timekeeping current  $I_{BATT}$  (which includes the averaged temperature-conversion current  $I_{BATTC}$ ) is used. The temperature-conversion current  $I_{BATTC}$  is specified since the system must be able to support the periodic higher current pulse and still maintain a valid voltage level. The data-retention current  $I_{BATDR}$  is the current drawn by the device when

the oscillator is stopped (EOSC = 1). This mode can be used to minimize battery requirements for periods when maintaining time and date information is not necessary, e.g., while the end system is waiting to be shipped to a customer.

#### **Pushbutton Reset Function**

The device provides for a pushbutton switch to be connected to the RST input/output pin. When the device is not in a reset cycle, it continuously monitors RST for a low-going edge. If an edge transition is detected, the device debounces the switch by pulling RST low. After the internal timer has expired (PBDR), the device continues to monitor the RST line. If the line is still low, the device continuously monitors the line looking for a rising edge. Upon detecting release, the device forces RST low and holds it low for t<sub>RST</sub>. RST is also used to indicate a power-fail condition. When V<sub>CC</sub> is lower than V<sub>PF</sub>, an internal power-fail signal is generated, which forces RST low. When V<sub>CC</sub> returns to a level above V<sub>PF</sub>, RST is held low for approximately 250ms (t<sub>RFC</sub>) to allow the power supply to stabilize. If the oscillator is not running when V<sub>CC</sub> is applied, t<sub>RFC</sub> is bypassed and RST immediately goes high. Assertion of the RST output, whether by pushbutton or power-fail detection, does not affect the device's internal operation. RST output operation and pushbutton monitoring are only available if V<sub>CC</sub> power is available.

## ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM

#### Real-Time Clock (RTC)

With the 1Hz source from the temperature-compensated oscillator, the RTC provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either the 24-hour or the 12-hour format with an  $\overline{\text{AM}}/\text{PM}$  indicator. The clock provides two programmable time-of-day alarms.  $\overline{\text{INT}}/\text{SQW}$  can be enabled to generate either an interrupt due to an alarm condition or a 1Hz square wave. This selection is controlled by the INTCN bit in the Control register.

#### I<sup>2</sup>C Interface

The I²C interface is accessible whenever either  $V_{CC}$  or  $V_{BAT}$  is at a valid level. If a microcontroller connected to the device resets because of a loss of  $V_{CC}$  or other event, it is possible that the microcontroller and device's I²C communications could become unsynchronized, e.g., the microcontroller resets while reading data from the device. When the microcontroller resets, the device's I²C interface can be placed into a known state by toggling SCL until SDA is observed to be at a high level. At that point the microcontroller should pull SDA low while SCL is high, generating a START condition.

#### **SRAM**

The DS3232M provides 236 bytes of general-purpose battery-backed read/write memory. The I $^2$ C address ranges from 14h–FFh. The SRAM can be written or read whenever V $_{\rm CC}$  or V $_{\rm BAT}$  is greater than the minimum operating voltage.

#### Address Map

Table 2 shows the address map for the device's time-keeping registers. During a multibyte access, when the address pointer reaches the end of the register space (12h), it wraps around to location 00h. On an I<sup>2</sup>C START or address pointer incrementing to location

00h, the current time is transferred to a second set of registers. The time information is read from these secondary registers, while the clock can continue to run. This eliminates the need to reread the registers in case the main registers update during a read.

#### **Clock and Calendar**

The time and calendar information is obtained by reading the appropriate register bytes. Table 2 shows the RTC registers. The time and calendar data are set or initialized by writing the appropriate register bytes. The contents of the time and calendar registers are in the binary-coded decimal (BCD) format. The device can be run in either 12-hour or 24-hour mode. Bit 6 of the Hours register is defined as the 12-hour or 24-hour mode select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the AM/PM bit with logic-high being PM. In the 24-hour mode, bit 5 is the 20-hour bit (20-23 hours). The century bit (bit 7 of the Month register) is toggled when the Years register overflows from 99 to 00. The day-of-week register increments at midnight. Values that correspond to the day of week are user-defined but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday, and so on). Illogical time and date entries result in undefined operation. When reading or writing the time and date registers, secondary buffers are used to prevent errors when the internal registers update. When reading the time and date registers, the secondary buffers are synchronized to the internal registers on any I2C START and when the register pointer rolls over to zero. The time information is read from these secondary registers, while the clock continues to run. This eliminates the need to reread the registers in case the main registers update during a read. The countdown chain is reset whenever the seconds register is written. Write transfers occur on the acknowledge from the device. Once the countdown chain is reset, to avoid rollover issues the remaining time and date registers must be written within 1s.

# ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM

**Table 2. Timekeeping Registers** 

ADDRESS	BIT 7 MSB	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 LSB	FUNCTION	RANGE
00h	0	10	10 Seconds			Secor	nds		Seconds	00–59
01h	0	10 Minutes				Minut	es		Minutes	00–59
02h	0	12/24	AM/PM 20 Hours	10 Hours		Hou	r		Hours	1–12 + <del>AM</del> /PM 00–23
03h	0	0	0	0	0		Day		Day	1–7
04h	0	0	10 E	Date		Date	Э		Date	01–31
05h	Century	0	0	10 Month		Mon	th		Month/Century	01-12 + Century
06h		10 Ye	ear			Yea	r		Year	00–99
07h	A1M1	10	0 Seconds			Secor	nds		Alarm 1 Seconds	00–59
08h	A1M2	1	0 Minutes			Minut	es		Alarm 1 Minutes	00–59
09h	A1M3	12/24	AM/PM 20 Hours	20 Hours		Hou	Hour		Alarm 1 Hours	1–12 + AM/PM 00–23
0.41-	0.4044	DV/DT	Day Day			Alarm 1 Day	1–7			
0Ah	A1M4	DY/DT	10 L	Jale		Date	9		Alarm 1 Date	1–31
0Bh	A2M2	1	0 Minutes		Minutes		Alarm 2 Minutes	00–59		
0Ch	A2M3	12/24	AM/PM 20 Hours	10 Hours		Hou	r		Alarm 2 Hours	1–12 + AM/PM 00–23
0Dh	A2M4	DY/ <del>DT</del>	10 [	)ato		Day	/		Alarm 2 Day	1–7
	741114			Juie		Date			Alarm 2 Date	1–31
0Eh	EOSC	BBSQW	CONV	NA	NA	INTCN	A2IE	A1IE	Control	_
0Fh	OSF	BB32KHZ	0	0	EN32KHZ	BSY	A2F	A1F	Status	_
10h	SIGN	DATA	DATA	DATA	DATA	DATA	DATA	DATA	Aging Offset	_
11h	SIGN	DATA	DATA	DATA	DATA	DATA	DATA	DATA	Temperature MSB	_
12h	DATA	DATA	0	0	0	0	0	0	Temperature LSB	_
13h	SWRST	0	0	0	0	0	0	0	Test	_
14h-FFh	X	Х	X	Х	X	Х	Х	Х	SRAM	00h–FFh

Note: Unless otherwise specified, the registers' state is not defined when power is first applied.

## ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM

#### **Alarms**

The device contains two time-of-day/date alarms. Alarm 1 can be set by writing to registers 07h–0Ah. Alarm 2 can be set by writing to registers 0Bh–0Dh. See Table 2. The alarms can be programmed (by the alarm enable and INTCN bits in the Control register) to activate the INT/SQW output on an alarm match condition. Bit 7 of each of the time-of-day/date alarm registers are mask bits (Table 2). When all the mask bits for each alarm are logic 0, an alarm only occurs when the values in the timekeeping registers match the corresponding values stored in the time-of-day/date alarm registers. The alarms can also be programmed to repeat every second, minute, hour, day, or date. Table 3 shows the possible settings. Configurations

not listed in the table result in illogical operation. The DY/DT bits (bit 6 of the alarm day/date registers) control whether the alarm value stored in bits 0–5 of that register reflects the day of the week or the date of the month. If DY/DT is written to logic 0, the alarm is the result of a match with date of the month. If DY/DT is written to logic 1, the alarm is the result of a match with day of the week. When the RTC register values match alarm register settings, the corresponding alarm flag A1F or A2F bit is set to logic 1. If the corresponding alarm interrupt enable A1IE or A2IE bit is also set to logic 1, the alarm condition activates the INT/SQW signal if the INTCN bit is set to logic 1. The match is tested on the once-per-second update of the time and date registers.

**Table 3. Alarm Mask Bits** 

5.V. <del>5.</del>	ALARM	1 REGISTE	R MASK BITS	S (BIT 7)	ALADM DATE
DY/DT	A1M4	A1M3	A1M2	A1M1	ALARM RATE
Χ	1	1	1	1	Alarm once a second
Χ	1	1	1	0	Alarm when seconds match
Х	1	1	0	0	Alarm when minutes and seconds match
Х	1	0	0	0	Alarm when hours, minutes, and seconds match
0	0	0	0	0	Alarm when date, hours, minutes, and seconds match
1	0	0	0	0	Alarm when day, hours, minutes, and seconds match

DV/DT	ALARM 2 R	EGISTER MASK	BITS (BIT 7)	AL ADM DATE		
DY/DT	A2M4	A2M3	A2M2	ALARM RATE		
Χ	1	1	1	Alarm once per minute (00 seconds of every minute)		
Х	1	1	0	Alarm when minutes match		
X	1	0	0	Alarm when hours and minutes match		
0	0	0	0	Alarm when date, hours, and minutes match		
1	0	0	0	Alarm when day, hours, and minutes match		

# ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM

## **Control Register (0Eh)**

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
EOSC	BBSQW	CONV	NA	NA	INTCN	A2IE	A1IE
0	0	0	1	1	1	0	0

BIT 7	<b>EOSC:</b> Enable oscillator. When set to logic 0, the oscillator is started. When set to logic 1, the oscillator is stopped when the device switches to V <sub>BAT</sub> . This bit is clear (logic 0) when power is first applied. When the device is powered by V <sub>CC</sub> , the oscillator is always on regardless of the status of the EOSC bit. When the oscillator is disabled, all register data is static.
BIT 6	<b>BBSQW:</b> Battery-backed square-wave enable. When set to logic 1 with INTCN = 0 and $V_{CC} < V_{PF}$ , this bit enables the 1Hz square wave. When BBSQW is logic 0, $\overline{\text{INT}}/\text{SQW}$ goes high impedance when $V_{CC}$ falls below $V_{PF}$ . This bit is disabled (logic 0) when power is first applied.
BIT 5	CONV: Convert temperature. Setting this bit to 1 forces the temperature sensor to convert the temperature into digital code and execute the temperature compensate algorithm to update the oscillator's accuracy. The device cannot be forced to execute the temperature-compensate algorithm faster than once per second. A user-initiated temperature conversion does not affect the internal update cycle. The CONV bit remains at a 1 from the time it is written until the temperature conversion is completed, at which time both CONV and BSY go to 0. The CONV bit should be used when monitoring the status of a user-initiated conversion. See Figure 7 for more details.
BITS 4:3	NA: Not applicable. These bits have no affect on the device and can be set to either 0 or 1.
BIT 2	INTCN: Interrupt control. This bit controls the INT/SQW output signal. When the INTCN bit is set to logic 0, a 1Hz square wave is output on INT/SQW. When the INTCN bit is set to logic 1, a match between the timekeeping registers and either of the alarm registers activates the INT/SQW output (if the alarm is also enabled). The corresponding alarm flag is always set regardless of the state of the INTCN bit. The INTCN bit is set to a logic 1 when power is first applied.
BIT 1	<b>A2IE:</b> Alarm 2 interrupt enable. When set to logic 1, this bit permits the alarm 2 flag (A2F) bit in the status register to assert INT/SQW (when INTCN = 1). When the A2IE bit is set to logic 0 or INTCN is set to logic 0, the A2F bit does not initiate an interrupt signal. The A2IE bit is disabled (logic 0) when power is first applied.
BIT 0	<b>A1IE:</b> Alarm 1 interrupt enable. When set to logic 1, this bit permits the alarm 1 flag (A1F) bit in the status register to assert INT/SQW (when INTCN = 1). When the A1IE bit is set to logic 0 or INTCN is set to logic 0, the A1F bit does not initiate an interrupt signal. The A1IE bit is disabled (logic 0) when power is first applied.

# ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM




Figure 7. CONV Control Bit and BSY Status Bit Operation

# ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM

## Status Register (0Fh)

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
OSF	BB32KHZ	0	0	EN32KHZ	BSY	A2F	A1F
1	1	0	0	1	X	X	X

BIT 7	OSF: Oscillator stop flag. A logic 1 in this bit indicates that the oscillator either is stopped or was stopped for some period and could be used to judge the validity of the timekeeping data. This bit is set to logic 1 any time that the oscillator stops. This bit remains at logic 1 until written to logic 0. The following are examples of conditions that can cause the OSF bit to be set:  1) The first time power is applied. 2) The voltages present on both VCC and VBAT are insufficient to support the oscillator. 3) The EOSC bit is turned off in battery-backed mode. 4) External influences on the oscillator (i.e., noise, leakage, etc.).
BIT 6	<b>BB32KHZ:</b> Battery-backed 32kHz output (BB32KHZ). This bit enables the 32kHz output when the device is powered from VBAT (provided the 32kHz output is enabled with the EN32KHZ bit). If BB32KHZ = 0, the 32kHz output is forced low when the device is powered by VBAT.
BITS 5:4	Unused (0). These bits have no meaning and are fixed at 0 when read.
BIT 3	<b>EN32KHZ:</b> Enabled 32.768kHz output. This bit enables and disables the 32KHZ output. When set to a logic 0, the 32KHZ output is high impedance. On initial power-up, this bit is set to a logic 1 and the 32KHZ output is enabled and produces a 32.768kHz square wave if the oscillator is enabled.
BIT 2	<b>BSY:</b> Busy. This bit indicates the device is busy executing temperature conversion function. It goes to logic 1 when the conversion signal to the temperature sensor is asserted, and then it is cleared when the device has completed the temperature conversion. See the <i>Block Diagram</i> for more details.
BIT 1	<b>A2F:</b> Alarm 2 flag. A logic 1 in the alarm 2 flag bit indicates that the time matched the alarm 2 registers. If the A2IE bit is logic 1 and the INTCN bit is set to logic 1, INT/SQW is also asserted. A2F is cleared when written to logic 0. This bit can only be written to logic 0. Attempting to write to logic 1 leaves the value unchanged.
BIT 0	A1F: Alarm 1 flag. A logic 1 in the alarm 1 flag bit indicates that the time matched the alarm 1 registers. If the A1IE bit is logic 1 and the INTCN bit is set to logic 1, INT/SQW is also asserted. A1F is cleared when written to logic 0. This bit can only be written to logic 0. Attempting to write to logic 1 leaves the value unchanged.

### Aging Offset Register (10h)

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
SIGN	DATA						
0	0	0	0	0	0	0	0

The Aging Offset register takes a user-provided value to add to or subtract from the factory-trimmed value that adjusts the accuracy of the time base. Use of the Aging Offset register is not needed to achieve the accuracy as defined in the *Electrical Characteristics* tables.

The Aging Offset code is encoded in two's complement, with bit 7 representing the SIGN bit. One LSB typically represents a 0.12ppm change in frequency. The change in ppm per LSB is the same over the operating temperature range. Positive offsets slow the time base and negative offsets quicken the time base.

### Temperature Registers (11h-12h)

#### Temperature Register (Upper Byte = 11h)

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
SIGN	DATA						
0	0	0	0	0	0	0	0

#### **Temperature Register (Lower Byte = 12h)**

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
DATA	DATA	0	0	0	0	0	0
0	0	0	0	0	0	0	0

## ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM

### Test Register (13h)

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
NAME:	SWRST	0	0	0	0	0	0	0
POR*:	0	0	0	0	0	0	0	0

<sup>\*</sup>POR is defined as the first application of power to the device, either  $V_{BAT}$  or  $V_{CC}$ .

This register is used for factory test. Bits 6:0 are locked and always read as zeros. Writing to bit locations 6:0 has no affect on the device. If the SWRST bit is set to Logic 1, the device immediately resets all internal logic and registers (except the SRAM) to their factory-default POR state.

The device reset occurs during the normal acknowledge time slot following the receipt of the data byte carrying that SWRST instruction; a NACK occurs due to the resetting action (see Figure 8). The I/O master should terminate the I/O string with a normal STOP instruction (on the 28th SCL clock). The SWRST bit is automatically cleared to logic 0.




Figure 8. Software Reset I/O Execution

### SRAM (14h-FFh)

	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
NAME:	D7	D6	D5	D4	D3	D2	D1	D0
POR*:	X	X	Χ	X	X	X	X	X

<sup>\*</sup>POR is defined as the first application of power to the device, either  $V_{BAT}$  or  $V_{CC}$ .

### **I2C Serial Port Operation**

#### **I<sup>2</sup>C Slave Address**

The device's slave address byte is D0h. The first byte sent to the device includes the device identifier, device address, and the R/W bit (Figure 9). The device address sent by the I<sup>2</sup>C master must match the address assigned to the device.

#### **I<sup>2</sup>C** Definitions

The following terminology is commonly used to describe I<sup>2</sup>C data transfers.

**Master Device:** The master device controls the slave devices on the bus. The master device generates SCL clock pulses and START and STOP conditions.

**Slave Devices:** Slave devices send and receive data at the master's request.

**Bus Idle or Not Busy:** Time between STOP and START conditions when both SDA and SCL are inactive and in their logic-high states. When the bus is idle, it often initiates a low-power mode for slave devices.

**START Condition:** A START condition is generated by the master to initiate a new data transfer with a slave. Transitioning SDA from high to low while SCL remains high generates a START condition. See Figure 1 for applicable timing.

**STOP Condition:** A STOP condition is generated by the master to end a data transfer with a slave. Transitioning SDA from low to high while SCL remains high generates a STOP condition. See <u>Figure 1</u> for applicable timing.

Repeated START Condition: The master can use a repeated START condition at the end of one data transfer to indicate that it immediately initiates a new data transfer following the current one. Repeated STARTs are commonly used during read operations to identify a specific memory address to begin a data




Figure 9. I<sup>2</sup>C Slave Address Byte

transfer. A repeated START condition is issued identically to a normal START condition. See <u>Figure 1</u> for applicable timing.

**Bit Write:** Transitions of SDA must occur during the low state of SCL. The data on SDA must remain valid and unchanged during the entire high pulse of SCL plus the setup and hold time requirements (see Figure 1). Data is shifted into the device during the rising edge of the SCL.

**Bit Read:** At the end of a write operation, the master must release the SDA bus line for the proper amount of setup time (see Figure 1) before the next rising edge of SCL during a bit read. The device shifts out each bit of data on SDA at the falling edge of the previous SCL pulse and the data bit is valid at the rising edge of the current SCL pulse. Remember that the master generates all SCL clock pulses including when it is reading bits from the slave.

Acknowledge (ACK and NACK): An acknowledge (ACK) or not acknowledge (NACK) is always the ninth bit transmitted during a byte transfer. The device receiving data (the master during a read or the slave during a write operation) performs an ACK by transmitting a 0 during the ninth bit. A device performs a NACK by transmitting a 1 during the ninth bit. Timing for the ACK and NACK is identical to all other bit writes. An ACK is the acknowledgment that the device is properly receiving data. A NACK is used to terminate a read sequence or as an indication that the device is not receiving data.

**Byte Write:** A byte write consists of 8 bits of information transferred from the master to the slave (most significant bit first) plus a 1-bit acknowledgment from the slave to the master. The 8 bits transmitted by the master are done according to the bit write definition and the acknowledgment is read using the bit read definition.

**Byte Read:** A byte read is an 8-bit information transfer from the slave to the master plus a 1-bit ACK or NACK from the master to the slave. The 8 bits of information that are transferred (most significant bit first) from the slave to the master are read by the master using the bit read definition, and the master transmits an ACK using the bit write definition to receive additional data bytes. The master must NACK the last byte read to terminate communication so the slave returns control of SDA to the master.

**Slave Address Byte:** Each slave on the I<sup>2</sup>C bus responds to a slave address byte sent immediately following a START condition. The slave address byte contains the slave address in the most significant 7 bits and the R/ $\overline{W}$  bit in the least significant bit. The device's slave address is D0h and cannot be modified by the user. When the R/ $\overline{W}$  bit is 0 (such as in D0h), the master is indicating it writes data to the slave. If R/ $\overline{W}$  = 1 (D1h in this case), the master is indicating it wants to read from the slave. If an incorrect slave address is written, the device assumes the master is communicating with another I<sup>2</sup>C device and ignore the communication until the next START condition is sent.

**Memory Address:** During an I<sup>2</sup>C write operation, the master must transmit a memory address to identify the memory location where the slave is to store the data. The memory address is always the second byte transmitted during a write operation following the slave address byte.

#### I<sup>2</sup>C Communication

See Figure 10 for an I<sup>2</sup>C communication example.

Writing a Single Byte to a Slave: The master must generate a START condition, write the slave address byte ( $R/\overline{W}=0$ ), write the memory address, write the byte of data, and generate a STOP condition. Remember the master must read the slave's acknowledgment during all byte write operations.

**Writing Multiple Bytes to a Slave:** To write multiple bytes to a slave, the master generates a START condition, writes the slave address byte ( $R/\overline{W} = 0$ ), writes the starting memory address, writes multiple data bytes, and generates a STOP condition.

Reading a Single Byte from a Slave: Unlike the write operation that uses the specified memory address byte to define where the data is to be written, the read operation occurs at the present value of the memory address counter. To read a single byte from the slave, the master generates a START condition, writes the




Figure 10. I<sup>2</sup>C Transactions

## ±5ppm, I<sup>2</sup>C Real-Time Clock with SRAM

slave address byte with  $R/\overline{W}=1$ , reads the data byte with a NACK to indicate the end of the transfer, and generates a STOP condition. However, since requiring the master to keep track of the memory address counter is impractical, use the method for manipulating the address counter for reads.

Manipulating the Address Counter for Reads: A dummy write cycle can be used to force the address counter to a particular value. To do this the master generates a START condition, writes the slave address byte ( $R/\overline{W}=0$ ), writes the memory address where it desires to read, generates a repeated START condition, writes the slave address byte ( $R/\overline{W}=1$ ), reads data with ACK or NACK as applicable, and generates a STOP condition. See Figure 6 for a read example using the repeated START condition to specify the starting memory location.

**Reading Multiple Bytes from a Slave:** The read operation can be used to read multiple bytes with a single transfer. When reading bytes from the slave, the master simply ACKs the data byte if it desires to read another byte before terminating the transaction. After the master reads the last byte it must NACK to indicate the end of the transfer and then it generates a STOP condition.

### **Applications Information**

#### **Power-Supply Decoupling**

To achieve the best results when using the DS3232M, decouple the  $V_{CC}$  and/or  $V_{BAT}$  power supplies with  $0.1\mu F$  and/or  $1.0\mu F$  capacitors. Use a high-quality, ceramic, surface-mount capacitor if possible. Surface-mount components minimize lead inductance, which improves performance, and ceramic capacitors tend to have adequate high-frequency response for decoupling applications.

If communications during battery operation are not required, the V<sub>BAT</sub> decoupling capacitor can be omitted.

#### **Using Open-Drain Outputs**

The  $\overline{\text{INT}}/\text{SQW}$  output is open drain and requires an external pullup resistor to realize logic-high output level. Pullup resistor values between  $1k\Omega$  and  $10M\Omega$  are typical.

The  $\overline{RST}$  output is also open drain, but is provided with an internal  $50k\Omega$  pullup resistor (R<sub>PU</sub>) to V<sub>CC</sub>. External pullup resistors should not be added.

#### **SDA and SCL Pullup Resistors**

SDA is an open-drain output and requires an external pullup resistor to realize a logic-high level.

Because the device does not use clock cycle stretching, a master using either an open-drain output with a pullup resistor or CMOS output driver (push-pull) could be used for SCL.

#### **Battery Charge Protection**

The device contains Maxim's redundant battery-charge protection circuit to prevent any charging of the external battery.

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
DS3232MZ+	-40°C to +85°C	8 SO
DS3232MZ/V+	-40°C to +85°C	8 SO

+Denotes a lead(Pb)-free/RoHS-compliant package. N denotes an automotive qualified part.

## **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
8 SO	S8MK+1	21-0041	