MAXM DS34S101, DS34S102, DS34S104, DS34S108 Single/Dual/Quad/Octal TDM-over-Packet Chip

General Description

These IETF PWE3 SAToP/CESoPSN/TDMoIP/HDLC compliant devices allow up to eight E1, T1 or serial streams or one high-speed E3, T3, STS-1 or serial stream to be transported transparently over IP, MPLS or Ethernet networks. Jitter and wander of recovered clocks conform to G.823/G.824, G.8261, and TDM specifications. TDM data is transported in up to 64 individually configurable bundles. All standardsbased TDM-over-packet mapping methods are supported except AAL2. Frame-based serial HDLC data flows are also supported. The high level of integration available with the DS34S10x devices minimizes cost, board space, and time to market.

Applications

TDM Circuit Extension Over PSN

- o Leased-Line Services Over PSN

o TDM Over GPON/FPON
- o TDM Over GPON/EPON
o TDM Over Cable
- TDM Over Cable
- o TDM Over Wireless

Cellular Backhaul Over PSN Multiservice Over Unified PSN HDLC-Based Traffic Transport Over PSN

Functional Diagram

Features

- ♦ **Transport of E1, T1, E3, T3 or STS-1 TDM or Other CBR Signals Over Packet Networks**
- **Full Support for These Mapping Methods: SAToP, CESoPSN, TDMoIP (AAL1), HDLC, Unstructured, Structured, Structured with CAS**
- Adaptive Clock Recovery, Common Clock, **External Clock and Loopback Timing Modes**
- **On-Chip TDM Clock Recovery Machines, One Per Port, Independently Configurable**
- ♦ **Clock Recovery Algorithm Handles Network PDV, Packet Loss, Constant Delay Changes, Frequency Changes and Other Impairments**
- ♦ **64 Independent Bundles/Connections**
- **Multiprotocol Encapsulation Supports IPv4, IPv6, UDP, RTP, L2TPv3, MPLS, Metro Ethernet**
- ♦ **VLAN Support According to 802.1p and 802.1Q**
- ♦ **10/100 Ethernet MAC Supports MII/RMII/SSMII**
- **Selectable 32-Bit, 16-Bit or SPI Processor Bus**
- **Operates from Only Two Clock Signals, One for Clock Recovery and One for Packet Processing**
- **Glueless SDRAM Buffer Management**
- ♦ **Low-Power 1.8V Core, 3.3V I/O**

See detailed feature list in Section [7.](#page-14-0)

Ordering Information

 $\mathcal{M}\mathcal{M}$ \mathcal{N}

Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: [www.maxim-ic.com/errata.](http://www.maxim-ic.com/errata) For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Table of Contents

List of Figures

List of Tables

1. Introduction

The DS34S101/2/4/8 family of products provide single and multiport TDM-over-packet circuit emulation. Dedicated payload-type engines are included for TDMoIP (AAL1), CESoPSN, SAToP, and HDLC.

Products in the DS34S10x family provide the mapping/demapping ability to enable the transport of TDM data (Nx64kbps, E1, T1, J1, E3, T3, STS-1) over IP, MPLS or Ethernet networks. These products enable service providers to migrate to next generation networks while continuing to provide legacy voice, data and leased-line services. They allow enterprises to transport voice and video over the same IP/Ethernet network that is currently used only for LAN traffic, thereby minimizing network maintenance and operating costs.

Packet-switched networks, such as IP networks, were not designed to transport TDM data and have no inherent clock distribution mechanism. Therefore, when transporting TDM data over packet switched networks, the TDM demapping function needs to accurately reconstruct the TDM service clock(s). The DS34S10x devices perform this important clock recovery task, creating recovered clocks with jitter and wander levels that conform to ITU-T G.823/824 and G.8261, even for networks which introduce significant packet delay variation and packet loss.

The circuit emulation technology in the DS34S10x products that makes this possible is called TDM-over-Packet (TDMoP) and complements VoIP in those cases where VoIP is not applicable or where VoIP price/performance is not sufficient. Most importantly, TDMoP technology provides higher voice quality with lower latency than VoIP. Unlike VoIP, TDMoP can support all applications that run over E1/T1 circuits, not just voice. TDMoP can also provide traditional leased-line services over IP and is transparent to protocols and signaling. Because TDMoP provides an evolutionary, as opposed to revolutionary approach, investment protection is maximized.

2. Acronyms and Glossary

Acronyms

Glossary

bundle – a virtual path configured at two endpoint TDMoP gateways to carry TDM data over a PSN.

CLAD – Clock Rate Adapter, an analog PLL that creates an output clock signal that is phase/frequency locked to an input clock signal of a different frequency. A CLAD is said to "convert" one frequency to another or "adapt" (change) a clock's rate to be a frequency that is useful to some other block on the chip.

dword – a 32-bit (4-byte) unit of information (also known as a doubleword)

3. Applicable Standards

Table 3-1. Applicable Standards

4. Detailed Description

The DS34S108 is an 8-port TDM-over-Packet (TDMoP) IC. The DS34S104, DS34S102 and DS34S101 have the same functionality as the DS34S108, except they have only 4, 2 or 1 ports, respectively. These sophisticated devices can map and demap multiple E1/T1 data streams or a single E3/T3/STS-1 data stream to and from IP, MPLS or Ethernet networks. A built-in MAC supports connectivity to a single 10/100 Mbps PHY over an MII, RMII or SSMII interface. The DS34S10x devices are controlled through a 16 or 32-bit parallel bus interface or a highspeed SPI serial interface.

The TDM-over-Packet (TDMoP) core is the enabling block for circuit emulation and other network applications. It performs transparent transport of legacy TDM traffic over Packet Switched-Networks (PSN). The TDMoP core implements payload mapping methods such as AAL1 for circuit emulation, HDLC method, structure-agnostic SAToP method, and the structure-aware CESoPSN method.

The AAL1 payload-type machine maps and demaps E1, T1, E3, T3, STS-1 and other serial data flows into and out of IP, MPLS or Ethernet packets, according to the methods described in ITU-T Y.1413, Y.1453, MEF 8, MFA 4.1 and IETF RFC 5087 (TDMoIP). It supports E1/T1 structured mode with or without CAS, using a timeslot size of 8 bits, or unstructured mode (carrying serial interfaces, unframed E1/T1 or E3/T3/STS-1 traffic).

The HDLC payload-type machine maps and demaps HDLC dataflows into and out of IP/MPLS packets according to IETF RFC 4618 (excluding clause 5.3 – PPP) and IETF RFC 5087 (TDMoIP). It supports 2-, 7- and 8-bit timeslot resolution (i.e. 16, 56, and 64 kbps respectively), as well as $N \times 64$ kbps bundles (n=1 to 32). Supported applications of this machine include trunking of HDLC-based traffic (such as Frame Relay) implementing Dynamic Bandwidth Allocation over IP/MPLS networks and HDLC-based signaling interpretation (such as ISDN D-channel signaling termination – BRI or PRI, V5.1/2, or GR-303).

The SAToP payload-type machine maps and demaps unframed E1, T1, E3 or T3 data flows into and out of IP, MPLS or Ethernet packets according to ITU-T Y.1413, Y.1453, MEF 8, MFA 8.0.0 and IETF RFC 4553. It supports E1/T1/E3/T3 with no regard for the TDM structure. If TDM structure exists it is ignored, allowing this to be the simplest mapping/demapping method. The size of the payload is programmable for different services. This emulation suits applications where the provider edges have no need to interpret TDM data or to participate in the TDM signaling. The PSN network must have almost no packet loss and very low packet delay variation (PDV) for this method.

The CESoPSN payload-type machine maps and demaps structured E1, T1, E3 or T3 data flows into and out of IP, MPLS or Ethernet packets with static assignment of timeslots inside a bundle according to ITU-T Y.1413, Y.1453, MEF 8, MFA 8.0.0 and the IETF RFC 5086 (CESoPSN). It supports E1/T1/E3/T3 while taking into account the TDM structure. The level of structure must be chosen for proper payload conversion such as the framing type (i.e. frame or multiframe). This method is less sensitive to PSN impairments but lost packets could still cause service interruption.

5. Application Examples

In [Figure](#page-11-1) 5-1*,* a DS34S10x device is used in each TDMoP gateway to map TDM services into a packet-switched metropolitan network. TDMoP data is carried over various media: fiber, wireless, G/EPON, coax, etc.

Other Possible Applications

Point-to-Multipoint TDM Connectivity over IP/Ethernet

The DS34S10x devices support NxDS0 TDMoP connections (known as bundles) with or without CAS (Channel Associated Signaling). There is no need for an external TDM cross-connect, since the packet domain can be used as a virtual cross-connect. Any bundle of timeslots can be directed to another remote location on the packet domain.

HDLC Transport over IP/MPLS

TDM traffic streams often contain HDLC-based control channels and data traffic. These data streams, when transported over a packet domain, should be treated differently than the time-sensitive TDM payload. DS34S10x devices can terminate HDLC channels in the TDM streams and optionally map them into IP/MPLS/Ethernet for transport. All HDLC-based control protocols (ISDN BRI and PRI, SS7 etc.) and all HDLC data traffic can be managed and transported.

Using a Packet Backplane for Multiservice Concentrators

A communications device with all the above-mentioned capabilities can use a packet-based backplane instead of the more expensive TDM bus option. This enables a cost-effective and future-proof design of communication platforms with full support for both legacy and next-generation services.

6. Block Diagram

7. FEATURES

Global Features

- TDMoP Interfaces
	- o DS34S101: 1 E1/T1/serial TDM interface
	- \circ DS34S102: 2 E1/T1/serial TDM interfaces
 \circ DS34S104: 4 E1/T1/serial TDM interfaces
	- DS34S104: 4 E1/T1/serial TDM interfaces
	- o DS34S108: 8 E1/T1/serial TDM interfaces
	- o All four devices: optionally 1 high-speed E3/DS3/STS-1 TDM interface
	- \circ All four devices: each interface optionally configurable for serial operation for V.35 and RS530
- **Ethernet Interface**
	- \circ One 10/100 Mbps port configurable for MII, RMII or SSMII interface format
	- o Half or full duplex operation
	- o VLAN support according to 802.1p and 802.1Q including stacked tags
	- o Fully compatible with IEEE 802.3 standard
- End-to-end TDM synchronization through the IP/MPLS domain by on-chip, per-port TDM clock recovery
	- 64 independent bundles/connections, each with its own:
		- o Transmit and receive queues
		- o Configurable jitter-buffer depth
		- o Connection-level redundancy, with traffic duplication option
- Packet loss compensation and handling of misordered packets
- Glueless SDRAM interface
- Complies with MPLS-Frame Relay Alliance Implementation Agreements 4.1, 5.1 and 8.0
- Complies with ITU-T standards Y.1413 and Y.1414.
- Complies with Metro Ethernet Forum 3 and 8
- Complies with IETF RFC 4553 (SAToP), RFC 5086 (CESoPSN) and RFC 5087 (TDMoIP)
- IEEE 1146.1 JTAG boundary scan
- 1.8V and 3.3V Operation with 5.0V tolerant I/O

Clock Synthesizers

- Clocks to operate the TDMoP clock recovery machines can synthesized from a single clock input (10MHz, 19.44MHz, 38.88MHz or 77.76MHz on th[e CLK_HIGH](#page-24-1) pin)
- Clock to operate TDMoP logic and SDRAM interface (50MHz or 75MHz) can be synthesized from a single 25MHz clock on the [CLK_SYS](#page-23-1) pin

TDM-over-Packet Block

- Enables transport of TDM services (E1, T1, E3, T3, STS-1) or serial data over packet-switched networks
- SAToP payload-type machine maps/demaps unframed E1/T1/E3/T3/STS-1 or serial data flows to/from IP, MPLS or Ethernet packets according to ITU-T Y.1413, Y.1453, MEF 8, MFA 8.0.0 and IETF RFC 4553.
- CESoPSN payload-type machine maps/demaps structured E1/T1 data flows to/from IP, MPLS or Ethernet packets with static assignment of timeslots inside a bundle according to ITU-T Y.1413, Y.1453, MEF 8, MFA 8.0.0 and IETF RFC 5086.
- AAL1 payload-type machine maps/demaps E1/T1/E3/T3/STS-1 or serial data flows to/from IP, MPLS or Ethernet packets according to ITU-T Y.1413, MEF 8, MFA 4.1 and IETF RFC 5087. For E1/T1 it supports structured mode with/without CAS using 8-bit timeslot resolution, while implementing static timeslot allocation. For E1/T1, E3/T3/STS-1 or serial interface it supports unstructured mode.
- HDLC payload-type machine maps/demaps HDLC-based E1/T1/serial flow to/from IP, MPLS or Ethernet packets. It supports 2-, 7- and 8-bit timeslot resolution (i.e. 16, 56, and 64 kbps respectively), as well as N x 64 kbps bundles. This is useful in applications where HDLC-based signaling interpretation is required (such as ISDN D channel signaling termination, V.51/2, or GR-303), or for trunking packet-based applications (such as Frame Relay), according to IETF RFC 4618.

TDMoP TDM Interfaces

- Supports single high-speed E3, T3 or STS-1 interface on port 1 or one (DS34S101), two (DS34S102), four (DS34S104) or eight (DS34S108) E1, T1 or serial interfaces
- For single high-speed E3, T3 or STS-1 interface, AAL1 or SAToP payload type is used
- For E1 or T1 interfaces, the following modes are available:
	- \circ Unframed E1/T1 pass-through mode (AAL1, SAToP or HDLC payload type)
	- \circ Structured fractional E1/T1 support (all payloads)
	- \circ Structured with CAS fractional E1/T1 with CAS support (CESoPSN or AAL1 payload type)
- For serial interfaces, the following modes are available:
	- \circ Arbitrary continuous bit stream (using AAL1 or SAToP payload type) \circ Single-interface high-speed mode on port 1 up to STS-1 rate (51.84 I
	- Single-interface high-speed mode on port 1 up to STS-1 rate (51.84 Mbps) using a single bundle/connection.
	- \circ Low-speed mode with each interface operating at N x 64 kbps (N = 1 to 63) with an aggregate rate of 18.6Mbps
	- \circ HDLC-based traffic (such as Frame Relay) at N x 64 kbps (N = 1 to 63) with an aggregate rate of 18.6Mbps).
- All serial interface modes are capable of working with a gapped clock.

TDMoP Bundles

- 64 independent bundles, each can be assigned to any TDM interface
- Each bundle carries a data stream from one TDM interface over IP/MPLS/Ethernet PSN from TDMoP source device to TDMoP destination device
- Each bundle may be for N x 64kbps, an entire E1, T1, E3, T3 or STS-1, or an arbitrary serial data stream
- Each bundle is unidirectional (but frequently coupled with opposite-direction bundle for bidirectional communication)
- Multiple bundles can be transported between TDMoP devices
- Multiple bundles can be assigned to the same TDM interface
- Each bundle is independently configured with its own:
	- o Transmit and receive queues
	- o Configurable receive-buffer depth
	- o Optional connection-level redundancy (SAToP, AAL1, CESoPSN only).
	- Each bundle can be assigned to one of the payload-type machines or to the CPU
- For E1/T1 the device provides internal bundle cross-connect functionality, with DS0 resolution

TDMoP Clock Recovery

- Sophisticated TDM clock recovery machines, one for each TDM interface, allow end-to-end TDM clock synchronization, despite the packet delay variation of the IP/MPLS/Ethernet network
	- The following clock recovery modes are supported:
		- o Adaptive clock recovery
		- o Common clock (using RTP)
		- o External clock
		- o Loopback clock
- The clock recovery machines provide both fast frequency acquisition and highly accurate phase tracking:
	- \circ Jitter and wander of the recovered clock are maintained at levels that conform to G.823/G.824 traffic or synchronization interfaces. (For adaptive clock recovery, the recovered clock performance depends on packet network characteristics.)
	- \circ Short-term frequency accuracy (1 second) is better than 16 ppb (using OCXO reference), or 100 ppb (using TCXO reference)
	- \circ Capture range is ± 90 ppm
 \circ Internal synthesizer freque
	- Internal synthesizer frequency resolution of 0.5 ppb
	- \circ High resilience to packet loss and misordering, up to 2% without degradation of clock recovery performance
- o Robust to sudden significant constant delay changes
- o Automatic transition to holdover when link break is detected

TDMoP Delay Variation Compensation

- Configurable jitter buffers compensate for delay variation introduce by the IP/MPLS/Ethernet network
- Large maximum jitter buffer depths:
	- \circ E1: up to 256 ms
 \circ T1 unframed: up to
	- o T1 unframed: up to 340 ms
	- o T1 framed: up to 256 ms
	- o T1 framed with CAS: up to 192 ms
	- \circ E3: up to 60 ms
	- \circ T3: up to 45 ms
	- \circ STS-1: up to 40 ms.
- Packet reordering is performed for SAToP and CESoPSN bundles within the range of the jitter buffer
- Packet loss is compensated by inserting either a pre-configured conditioning value or the last received value.

TDMoP CAS Support

- On-chip CAS handler terminates E1/T1 CAS when using AAL1/CESoPSN in structured-with-CAS mode.
- CPU intervention is not required for CAS handling.

Test and Diagnostics

- IEEE 1149.1 JTAG support
- MBIST (memory built-in self test)

CPU Interface

- 32 or 16-bit parallel interface or optional SPI serial interface
- Byte write enable pins for single-byte write resolution
- Hardware reset pin
- Software reset supported
- Software access to device ID and silicon revision
- On-chip SDRAM controller provides access to SDRAM for both the chip and the CPU
- CPU can access transmit and receive buffers in SDRAM used for packets to/from the CPU (ARP, SNMP, etc.)

8. OVERVIEW OF MAJOR OPERATIONAL MODES

Globally, the resources of the device can be committed to either one high-speed E3, T3 or STS-1 TDM stream (high-speed mode) or one or more E1, T1 or serial streams (normal low-speed mode). In high-speed mode, the TDM signal is carried using an unstructured AAL1 or SAToP mapping. High-speed mode is enabled by setting General cfg_reg0.High_speed=1.

In normal, low-speed mode, each port can be configured for E1, T1 or serial (e.g. V.35) operation. Ports configured for E1 or T1 can be further configured for unframed, framed, or multiframed interface. In addition, each port can be configured to have the transmit and receive directions clocked by independent clocks (two-clock mode) or to have both directions clocked by the transmit clock (one-clock mode). All of this configuration is specified in the per-port Port[n] cfg_reg register.

9. PIN DESCRIPTIONS

9.1 Short Pin Descriptions

Note 1: In pin names, the suffix "n" stands for port number: n=1 to 8 for DS34S108; n=1 to 4 for DS34S104; n=2 for DS34S102; n=1 for DS34S101. All pin names ending in "_N" are active low.

Note 2: All pins, except power and analog pins, are CMOS/TTL unless otherwise specified in the pin description. **PIN TYPES**

 $I = input$ pin

 I_{PD} = input pin with internal 50k Ω pulldown to DVSS

IPU = input pin with internal 50kΩ pullup to DVDDIO

IO = input/output pin IO_{PD} = input/output pin with internal 50kΩ pulldown to DVSS

 IO_{PU} = input/output pin with internal 50k Ω pullup to DVDDIO

 $O =$ output pin

 O_Z = output pin that can be placed in a high-impedance state

P = power-supply or ground pin

9.2 Detailed Pin Descriptions

In this table, the transmit direction is the packet-to-TDM direction while the receive direction is the TDM-to-packet direction. See [Figure 6-1.](#page-13-1)

Table 9-3. SDRAM Interface Pins

Table 9-4. Ethernet PHY Interface Pins (MII/RMII/SSMII)

The PHY interface type is configured by [General_cfg_reg0.M](#page-94-0)II_mode_select[1:0]. 00=MII, 01=Reduced MII (RMII), 11=Source Synchronous Serial MII (SSMII). The MII interface is described in IEEE 802.3-2005 Section 22. The RMII interface is described in this document: [http://www.national.com/appinfo/networks/files/rmii_1_2.pdf.](http://www.national.com/appinfo/networks/files/rmii_1_2.pdf) The Source Synchronous Serial MII is described in this document:

Table 9-5. Global Clock Pins

Table 9-6. CPU Interface Pins

See the parallel interface timing diagrams in [Figure](#page-164-1) 14-2 and [Figure](#page-164-2) 14-3 and the SPI timing diagrams i[n Figure](#page-165-1) 14-4 and [Figure](#page-165-2) 14-5.

Table 9-7. JTAG Interface Pins

Table 9-8. Reset and Factory Test Pins

Table 9-9. Power and Ground Pins

10. Functional Description

10.1 Power-Supply Considerations

Due to the dual-power-supply nature of the device, some I/Os have parasitic diodes between a 1.8V supply and a 3.3V supply. When ramping power supplies up or down, care must be taken to avoid forward-biasing these diodes because it could cause latchup. Two methods are available to prevent this. The first method is to place a Schottky diode external to the device between the 1.8V supply and the 3.3V supply to force the 3.3V supply to be within one parasitic diode drop below the 1.8V supply (i.e. $VDD3.3 > VDD1.8 - 0.4V$). The second method is to ramp up the 3.3V supply first and then ramp up the 1.8V supply.

10.2 CPU Interface

The CPU interface enables an external CPU to configure and control the device and collect statistics from the device. The CPU interface block identifies accesses (read or write) to on-chip registers and to external SDRAM, forwards accesses to the proper place, and replies to the CPU with the requested data during read accesses. See [Figure](#page-27-3) 10-1. AC timing for the CPU interface is specified in sectio[n 14.1.](#page-163-1)

Figure 10-1. CPU Interface Functional Diagram

To configure the device for CPU interface mode, the [H_CPU_SPI_N](#page-24-2) pin must be high when the [RST_SYS_N](#page-26-8) (system reset) pin is deasserted. The chip can be configured for 16-bit or 32-bit data bus width by wiring the DAT 32 16 N pin as shown in [Table](#page-28-1) 10-1:

Table 10-1. CPU Data Bus Widths

Burst accesses are not supported. The device uses the big-endian byte order, as explained in sectio[n 11.1.](#page-88-1)

The CPU starts an access to the device by asserting the [H_CS_N](#page-24-8) signal (active low), accompanied by the desired read/write state on [H_R_W_N,](#page-24-9) address on [H_AD\[24:1\],](#page-24-7) write byte enables on the [H_WR_BE](#page-25-0) pins and valid data (for a write access) on the [H_D\[](#page-24-4)31:0] pins. In response, the device asserts [H_READY_N](#page-25-8) to indicate that the access has been carried out. The ready assertion indicates that data from the CPU has been written into the device register or external SDRAM (for write access) or that valid data from register/SDRAM is present on the data bus (for read access). In response to [H_READY_N](#page-25-8) assertion, the CPU de-asserts [H_CS_N.](#page-24-8) This causes the chip to de-assert [H_READY_N,](#page-25-8) and thereby finish the CPU access.

In order to make CPU operation more efficient, the device immediately asserts [H_READY_N](#page-25-8) during a write access. On successive accesses (write or read) [H_READY_N](#page-25-8) is asserted only after the previous write has been completed.

In 32-bit bus mode, [H_WR_BE0_N](#page-25-0) through [H_WR_BE3_N](#page-25-6) serve as write byte enable signals, replacing the functionality of [H_AD\[](#page-24-7)1:0] in the address bus. In 16-bit bus mode, [H_WR_BE0_N](#page-25-0) and [H_WR_BE1_N](#page-25-2) serve as write byte enables, replacing the functionality of [H_AD\[](#page-24-7)0] in the address bus. These signals enable byte-resolution write access to the external SDRAM.

When performing a write access to internal chip resources, all H WR BE pins should be asserted since write access to device registers must be done at the full bus width only.

Examples of read and write accesses on 32- and 16-bit buses are shown in the figures below.

Figure 10-2. Write Access, 32-Bit Bus

[Figure](#page-28-0) 10-2 shows two write accesses to the SDRAM, one to a byte (at address 2) and the other to a word (at addresses 0 and 1), followed by a write access to the internal chip resources.

The write access to the SDRAM is different than the write access to the chip. The SDRAM can be written with byte resolution using the four byte write enables. In contrast, internal chip resources are always written at full CPU data bus width (32 bits in [Figure](#page-28-0) 10-2). The write byte enable signals should always be asserted when writing to internal device registers.

For 32-bit CPU bus width, [H_AD\[](#page-24-7)1] is ignored, since accesses are always on an even 4-byte boundary.

Figure 10-3 shows a read access to the SDRAM followed by a read access to the internal chip resources. Read accesses always occur at CPU data bus width and the H WR BE pins are not used (and must be held high). Bytes that are not needed by the CPU can be ignored.

Figure 10-3. Read Access, 32-Bit Bus

[Figure](#page-29-1) 10-4 shows a write access to the chip followed by a read access in 16-bit bus mode. In this mode the [H_AD\[](#page-24-7)1] signal is used because accesses are on an even 2-byte boundary. Write access to the SDRAM can still be at byte resolution, as illustrated i[n Figure](#page-30-2) 10-5*.*

Figure 10-4. Read/Write Access, 16-Bit Bus

Figure 10-5. Write Access to the SDRAM, 16-Bit Bus

In 16-bit bus mode, read accesses to SDRAM are always 16 bits, as i[n Figure](#page-30-3) 10-6.

Figure 10-6. Read Access to the SDRAM, 16-Bit Bus

DAT_32_16_N[0]	16 bit data bus	
H_CS_N[0]		
H_AD[24:1]		
$H_R_W_N[0]$		
H_READY_N[0]		
[0]	SDRAM READ ACCESS	
H_D[15:8]		valid
H[D[7:0]		valid
H_WR_BE1_N[0]		
H_WR_BE0_N[0]		

10.3 SPI Interface

The device optionally can be accessed by an external CPU through a Serial Peripheral Interface (SPI). To configure the device for SPI interface mode, the [H_CPU_SPI_N](#page-24-2) pin must be low when the [RST_SYS_N](#page-26-8) (system reset) pin is deasserted. In SPI mode, some of the parallel CPU bus pins take on an SPI-related function while the rest are disabled. See the CPU interface section of [Table 9-1](#page-17-2) for details. The device functions as an SPI slave.

10.3.1 SPI Operation

The SPI is a 4-wire, full-duplex, synchronous interface. The SPI connects an SPI master (which initiates the data transfer) and an SPI slave.

The SPI signal wires are as follows:

- [SPI_CLK](#page-25-1) is the clock for the serial data (gated clock).
- [SPI_MOSI](#page-25-3) is master data output, slave data input.
- [SPI_MISO](#page-24-6) is master data input, slave data output.
- [SPI_SEL_N](#page-25-5) is the slave chip select.

The master initiates a data transfer by asserting [SPI_SEL_N](#page-25-5) (low) and generating a sequence of [SPI_CLK](#page-25-1) cycles accompanied by serial data on SPI MOSI. During read cycles the slave outputs data on SPI MISO. Each additional slave requires an additional slave chip-select wire. [Figure](#page-31-1) 10-7 illustrates a typical connection between an SPI master and a single SPI slave.

Figure 10-7. SPI Interface with One Slave

10.3.2 SPI Modes

Two configuration pins define the SPI mode of operation.

- The polarity of [SPI_CLK](#page-25-1) is specified by the [SPI_CI](#page-25-7) (clock invert) input pin.
- The [SPI_CP](#page-24-10) (clock phase) input pin determines whether the first [SPI_CLK](#page-25-1) transition is used to sample the data on [SPI_MISO](#page-24-6)[/SPI_MOSI](#page-25-3) (which requires the first bit to be ready beforehand on these lines) or to updated the data on the [SPI_MISO](#page-24-6)[/SPI_MOSI](#page-25-3) lines. See [Figure](#page-31-3) 10-8 and Figure 10-9.

Figure 10-8. SPI Interface Timing, SPI_CP=0

SPI_SEL_N				
SPI_CLK(CI=0)				
SPI_CLK(CI=1)				
SPI_MOSI(input)	msb			ist
SPI_MISO(output)	msb			ist

Figure 10-9. SPI Interface Timing, SPI_CP=1

10.3.3 SPI Signals

In SPI mode, the following CPU bus pins change their functionality and operate as SPI signals.

- Inputs
	- \circ SPI CLK is shared with [H_WR_BE0_N](#page-25-0)
	- \circ [SPI_MOSI](#page-25-3) is shared with [H_WR_BE1_N](#page-25-2)
	- \circ SPI SEL N is shared with H WR BE2 N.
- **Outputs**
	- \circ [SPI_MISO](#page-24-6) is shared with [H_D\[0\].](#page-24-5)

The SPI configuration is supplied on two external pins as follows:

- [SPI_CI](#page-25-7) (clock invert) is shared with [H_WR_BE3_N](#page-25-6)
- **SPI** CP (clock phase) is shared with [H_R_W_N.](#page-24-9)

In the SPI mode the device operates internally in 32-bit mode.

10.3.4 SPI Protocol

The external CPU communicates with the device over SPI by issuing commands. There are three command types:

- 1. Write performs 32-bit write access
- 2. Read performs 32-bit read access
- 3. Status verifies that previous access has been finished

The [SPI_SEL_N](#page-25-5) signal must be de-asserted between accesses to the device.

10.3.4.1 Write Command

The SPI write command proceeds as follows:

- The SPI master (CPU) starts a write access by asserting [SPI_SEL_N](#page-25-5) (low).
- Then, during each SPI CLK cycle a SPI MOSI data bit is transmitted by the master (CPU), while a [SPI_MISO](#page-24-6) bit is transmitted by the slave (the device).
- The first bit o[n SPI_MOSI](#page-25-3) and [SPI_MISO](#page-24-6) is reserved (don't care).
- The master then transmits two opcode bits on SPI MOSI. These bits specify a read, write or status command. The value 01b represents a write command. At the same time, the slave transmits the opcode bits of the previous command on [SPI_MISO.](#page-24-6)
- The next four bits the master transmits on [SPI_MOSI](#page-25-3) are byte-enable values: byte en 3, byte en 2, byte en 1, and byte en 0 which are equivalent to the function of the [H_WR_BE3_N](#page-25-6) to [H_WR_BE0_N](#page-25-0)

signals in CPU bus mode (including being active low). At the same time, the slave transmits the byte enable values of the previous access on [SPI_MISO.](#page-24-6)

- The next bit on [SPI_MOSI](#page-25-3) and [SPI_MISO](#page-24-6) is reserved (don't care).
- The next 24 bits the master transmits on [SPI_MOSI](#page-25-3) are address bits, starting from A24 (MSB) and ending with A1 (LSB). At the same time, the slave transmits the address bits of the previous access on [SPI_MISO.](#page-24-6)
- The next 32 bits the master transmits on SPI MOSI are 32 bits of data, starting from D31 (MSB) and ending with D0 (LSB). At the same time, the slave transmits 32 don't-care bits on [SPI_MISO.](#page-24-6)
- Finally the master transmits 8 don't care bits on [SPI_MOSI.](#page-25-3) During these clock periods the slave transmits 8 bits on [SPI_MISO.](#page-24-6) The first 7 [SPI_MISO](#page-24-6) bits are don't-care. The 8th bit is a status bit that indicates whether the last access was completed successfully (1) or is still in progress (0). The 0 value indicates that the current operation has not yet completed and that the status command must follow (see section [10.3.4.3\)](#page-34-1).
- The master ends the write access by deasserting [SPI_SEL_N.](#page-25-5)

The total number of [SPI_CLK](#page-25-1) cycles for a write command is 72. This is summarized in [Table](#page-33-0) 10-2.

Bit Number	SPI_MOSI	SPI_MISO
	Reserved	Reserved
$2 - 3$	opcode 01 (write)	Previous access opcode
4	H WR BE3 N value	Previous access H_WR_BE3_N value
5	H WR BE2 N value	Previous access H_WR_BE2_N value
6	H WR BE1 N value	Previous access H_WR_BE1_N value
	H WR BE0 N value	Previous access H WR BE0 N value
8	Reserved	Reserved
$9 - 32$	Address [24 to 1]	Previous access address [24 to 1]
$33 - 64$	Data (32 bits)	Don't care (32 bits)
$65 - 71$	Don't care (7 bits)	Idle (7 bits)
72	Don't care (1 bit)	Status bit: 1=access has finished, 0=access has not finished

Table 10-2. SPI Write Command Sequence

10.3.4.2 Read Command

The SPI read command proceeds as follows:

- The SPI master (CPU) starts a write access by asserting [SPI_SEL_N](#page-25-5) (low).
- Then, during each SPI CLK cycle a SPI MOSI data bit is transmitted by the master (CPU), while a [SPI_MISO](#page-24-6) bit is transmitted by the slave (the device).
- The first bit o[n SPI_MOSI](#page-25-3) and [SPI_MISO](#page-24-6) is reserved (don't care).
- The master then transmits two opcode bits on SPI MOSI. These bits specify a read, write or status command. The value 10b represents a read command. At the same time, the slave transmits the opcode bits of the previous command on [SPI_MISO.](#page-24-6)
- The next four bits the master transmits on [SPI_MOSI](#page-25-3) are byte-enable values: byte_en_3, byte_en_2, byte en 1, and byte en 0 which are equivalent to the function of the [H_WR_BE3_N](#page-25-6) to [H_WR_BE0_N](#page-25-0)

signals in CPU bus mode (including being active low). For a read access, all four of these bits should be 1. At the same time, the slave transmits the byte enable values of the previous access on [SPI_MISO.](#page-24-6)

- The next bit on [SPI_MOSI](#page-25-3) and [SPI_MISO](#page-24-6) is reserved (don't care).
- The next 24 bits the master transmits on [SPI_MOSI](#page-25-3) are address bits, starting from A24 (MSB) and ending with A1 (LSB). At the same time, the slave transmits the address bits of the previous access on [SPI_MISO.](#page-24-6)
- Next the master transmits 8 don't care bits on [SPI_MOSI.](#page-25-3) During these clock periods the slave transmits 8 bits on [SPI_MISO.](#page-24-6) The first 7 [SPI_MISO](#page-24-6) bits are don't-care. The 8th bit is a status bit that indicates whether the current read access was completed successfully (1) or is still in progress (0). Status=0 indicates that the current operation has not yet completed and that the status command must follow (see section [10.3.4.3\)](#page-34-1).
- Status=1 indicates that the current read was completed successfully and 32 bits of data follow on [SPI_MISO,](#page-24-6) starting from D31 (MSB) and ending with D0 (LSB). During these 32 clock cycles, the master transmits 32 don't-care bits on [SPI_MOSI.](#page-25-3)
- Status=0 indicates that the current read was not completed and that the status command must follow (see section [10.3.4.3\)](#page-34-1). During the next 32 clock cycles both the master and the slave must transmit don't-care bits to complete the read command. These 32 bits should be ignored.
- The master ends the write access by deasserting [SPI_SEL_N.](#page-25-5)

The total number of SPI CLK cycles for a read command is 72.

Bit Number	SPI_MOSI	SPI_MISO
	Reserved	Reserved
$2 - 3$	opcode 10 (read)	Previous access opcode
4		Previous access H WR BE3 N value
5		Previous access H WR BE2 N value
6		Previous access H WR BE1 N value
		Previous access H WR BE0 N value
8	Reserved	Reserved
$9 - 32$	Address [24 to 1]	Previous access Address [24 to 1]
$33 - 39$	Don't care	Idle (7 bits)
40	Don't care	Status bit: 1=access has finished, 0=access has not finished
$41 - 72$	Don't care	Data (32 bits)

Table 10-3. SPI_ Read Command Sequence

10.3.4.3 Status Command

The status command differs from read or write commands, since it does not initiate an internal access. Usually a status command follows a read or write command that was not completed as described above.

The SPI status command proceeds as follows:

- The SPI master (CPU) starts a status command by assertin[g SPI_SEL_N](#page-25-5) (low).
- Then, during each SPI CLK cycle a SPI MOSI data bit is transmitted by the master (CPU), while a [SPI_MISO](#page-24-6) bit is transmitted by the slave (the device).
- The first bit o[n SPI_MOSI](#page-25-3) and [SPI_MISO](#page-24-6) is reserved (don't care).
- The master then transmits two opcode bits on SPI MOSI. These bits specify a read, write or status command. The value 00b represents a status command. At the same time, the slave transmits the opcode bits of the previous command on [SPI_MISO.](#page-24-6)
- The master then transmits 4 don't care bits on [SPI_MOSI.](#page-25-3) During these clock periods the slave transmits 4 bits on [SPI_MISO.](#page-24-6) The first 3 [SPI_MISO](#page-24-6) bits are don't-care. The 4th bit is a status bit that indicates whether the last access was completed successfully (1) or is still in progress (0). The 0 value indicates that the last access has not yet completed and that another status command must follow (see section [10.3.4.3\)](#page-34-1).
- Status=1 indicates that the last access was completed successfully. If the last access was a read then 32 bits of data follow on [SPI_MISO,](#page-24-6) starting from D31 (MSB) and ending with D0 (LSB). During these 32 clock cycles, the master transmits 32 don't-care bits on [SPI_MOSI.](#page-25-3) If the last access was a write the during the next 32 clock cycles both the master and the slave must transmit don't-care bits to complete the status command. These 32 bits should be ignored.
- Status=0 indicates that the last access was not completed and that another status command must follow. During the next 32 clock cycles both the master and the slave must transmit don't-care bits to complete the status command. These 32 bits should be ignored.
- The master ends the write access by deasserting [SPI_SEL_N.](#page-25-5)

The total number of [SPI_CLK](#page-25-1) cycles for a status command is 40.

Bit Number	SPI_MOSI	SPI_MISO
	Don't care	Don't care
$2 - 3$	opcode 00 (status)	Previous access opcode
$\overline{4}$	Don't care	Don't care
5	Don't care	Don't care
6	Don't care	Don't care
	Don't care	Don't care
8	Don't care	Status bit: 1=access has finished, 0=access has not finished
$9 - 40*$	Don't care*	Data*

Table 10-4. SPI Status Command Sequence

 $*$ only if previous access was a read (previous access opcode = 10b).

10.4 Clock Structure

When clock recovery is enabled (Clock recovery en=1 in General cfg reg0), the clock recovery machines of the TDM-over-packet block require a 38.88MHz clock. This clock can come directly from the CLK HIGH pin, or the CLAD1 block (see [Figure 6-1\)](#page-13-1) can convert a 10MHz, 19.44MHz or 77.76MHz clock on [CLK_HIGH](#page-24-1) to 38.88MHz using an analog PLL. The frequency of CLK HIGH must be specified in [GCR1.](#page-90-2)FREQSEL.

When common clock (differential) mode is enabled (RTP timestamp generation mode=1 in General cfg reg1), the clock recovery block requires a clock on the [CLK_CMN](#page-23-10) pin *in addition to* the clock on the [CLK_HIGH](#page-24-1) pin. See the CLK CMN pin description for recommendations for the frequency of this clock. Often the same clock signal can be applied to both [CLK_CMN](#page-23-10) and [CLK_HIGH,](#page-24-1) for example 19.44MHz.

When clock recovery is disabled (Clock recovery en=0 in General cfg reg0), CPU software can disable the 38.88MHz clock output from CLAD1 to save power by setting [GCR1.](#page-90-2)CLK_HIGHD. Clock recovery must be enabled whenever the TDMoP block must recover one or more service clocks from received packets using either adaptive mode or common clock (differential) mode.
The TDM-over-packet block also requires a 50 MHz or 75 MHz clock (±50 ppm or better) to clock its internal circuitry and the SDRAM interface [\(SD_CLK\)](#page-21-0). When the [CLK_SYS_S](#page-23-0) pin is low, a 50 MHz or 75 MHz clock applied to the CLK_SYS pin is passed directly to the TDMoP block. When the [CLK_SYS_S](#page-23-0) pin is high, a 25 MHz clock on the CLK SYS pin is internally multiplied by an analog PLL in the CLAD2 block to either 50 MHz or 75 MHz as specified by [GCR1.](#page-90-0)SYSCLKS.

10.5 Reset and Power-Down

A hardware reset is issued by forcing the [RST_SYS_N](#page-26-0) pin low. This pin resets the TDM-over-Packet block and the MAC. Note that not all registers are cleared to 0x00 on a reset condition. The register space must be reinitialized to appropriate values after hardware or software reset has occurred. This includes setting reserved locations to 0. Several block-specific resets are also available, as shown in [Table 10-5.](#page-36-0)

10.6 TDM-over-Packet Block

10.6.1 Packet Formats

To transport TDM data through packet switched networks, the TDM-over-Packet block encapsulates the TDM data into Ethernet packets as depicted i[n Figure](#page-37-0) 10-10.

Figure 10-10. TDM-over-Packet Encapsulation Formats

Table 10-6. Ethernet Packet Fields

10.6.1.1 VLAN Tag

As specified in IEEE Standard 802.1q, the twelve-bit VLAN identifier's tagged packets, enables the construction of a maximum of 4,096 distinct VLANs. For cases where this VLAN limit is inadequate VLAN stacking provides a twolevel VLAN tag structure, which extends the VLAN ID space to over 16 million VLANs. Each packet may be sent without VLAN tags, with a single VLAN tag or with two VLAN tags (VLAN stacking).

Figure 10-12. Stacked VLAN Tag Format

The VLAN tag's Protocol ID (TPID) can be either the typical value of 0x8100 or a value configured in the [vlan_2nd_tag_identifier](#page-103-0) field in [Packet_classifier_cfg_reg7.](#page-102-0)

- The User Priority field is used to assign a priority level to the Ethernet packet.
- The CFI (Canonical Format Indicator) fields indicate the presence of a Router Information Field.
- The VLAN ID, uniquely identifies the VLAN to which the Ethernet packet belongs.

10.6.1.2 UDP/IPv4 Header

Table 10-7. IPv4 Header Fields (UDP)

Table 10-8. UDP Header Fields

10.6.1.3 UDP/IPv6 Header

Table 10-9. IPv6 Header Fields (UDP)

10.6.1.4 MPLS Header

Figure 10-15. MPLS Header Format

Table 10-10. MPLS Header Fields

10.6.1.5 MEF Header

Figure 10-16. MEF Header Format

Table 10-11. MEF Header Fields

10.6.1.6 L2TPv3/IPv4 Header

Table 10-12. IPv4 Header Fields (L2TPv3)

Table 10-13. L2TPv3 Header Fields

10.6.1.7 L2TPv3/IPv6 Header

Table 10-14. IPv6 Header Fields (L2TPv3)

10.6.1.8 Control Word

Table 10-15. Control Word Fields

10.6.1.9 RTP Header

Table 10-16. RTP Header Fields

10.6.1.10 TDM-over-Packet Payload

This field can contain the following payload types:

- AAL1
- HDLC
- RAW (SAToP or CESoPSN formats)
- OAM (VCCV or UDP/IP-specific).

The AAL1, HDLC and RAW payload type details are provided in sections [10.6.6,](#page-53-0) [10.6.7](#page-56-0) and [10.6.8,](#page-57-0) respectively. The formats of the OAM payload types are described below.

10.6.1.10.1 VCCV OAM

When using inband performance monitoring, additional OAM packets are sent using the same bundle identifier as the TDM data packets. The OAM packets are identified by having their first nibble (after the PSN specific layers) equal to 0001 and must be separated from TDM data packets before further processing of the control word. The PSN-specific layers are identical to those used to carry the TDM data.

Figure 10-21. VCCV OAM Packet Format

Table 10-17. VCCV OAM Payload Fields

10.6.1.10.2 UDP/IP-Specific OAM

When using a UDP/IP-Specific OAM, all OAM packet MUST use one of the bundle identifiers preconfigured to indicate OAM (using OAM ID Table). The PSN-specific layers are identical for OAM packets (except for the bundle identifier) to those used to carry the TDM data.

Figure 10-22. UDP/IP-Specific OAM Packet Format

Table 10-18. UDP/IP-Specific OAM Payload Fields

For more details about OAM Signaling, see Sectio[n 10.6.17.](#page-85-0)

10.6.2 Typical Application

In the application below [\(Figure](#page-46-0) 10-23), the device is embedded in a TDMoIP gateway to achieve TDM connectivity over a PSN. The TDM-over-Packet packet formats for both IP and MPLS are shown in [Figure](#page-46-1) 10-24 and [Figure](#page-47-0) 10-25, respectively.

Figure 10-24. TDMoP Packet Format in a Typical Application

Figure 10-25. TDMoMPLS Packet Format in a Typical Application

10.6.3 Clock Recovery

The TDM-over-Packet block's innovative clock recovery process is divided into two successive phases. In the acquisition phase, rapid frequency lock is attained. In the tracking phase, frequency lock is sustained and phase is also tracked. During the tracking phase, jitter is attenuated to comply with the relevant telecom standards even for packet-switched networks with relatively large packet delay variation. Packet loss immunity is also significantly improved.

During the acquisition phase, a direct estimation of the frequency discrepancy between the far-end and near-end service clocks continuously drives an internal frequency synthesis device through a band-limited control loop. As a result, frequency acquisition is achieved rapidly (typically less than 10 seconds). The clock recovery capture range is ± 90 ppm around the nominal service clock for any supported clock rate.

Once the frequency-monitoring unit has detected a steady frequency lock, the system switches to its tracking phase. During the tracking phase the fill level of the received-packet jitter buffer drives the internal frequency synthesizer through a similar band-limited control loop.

While in the tracking phase, two tasks are performed. First, the far-end service clock frequency is slowly and accurately tracked, while compelling the regenerated near-end service clock to have jitter and wander levels that conform to ITU-T G.823/G.824 requirements, even for networks that introduce high packet delay variation and packet loss. This performance can be attained due to a very efficient jitter attenuation mechanism, combined with a high resolution internal digital PLL (∆ƒ=0.4 ppb). Second, the received-packet jitter buffer is maintained at its fill level, regardless of the initial frequency discrepancy between the clocks. As a result, the latency added by the mechanism is minimized, while immunity against overflow/underflow events (caused by extreme packet delay variation events) is substantially enhanced.

The TDM-over-Packet block supports two clock recovery modes: common clock (differential) mode and adaptive mode.

The common clock mode is used for applications where the TDMoP gateways at both ends of the PSN path have access to the same high-quality reference clock. This mode makes use of RTP differential mode time-stamps and therefore the RTP header must be present in TDMoP packets when this mode is used. The common reference clock is provided to the chip on the [CLK_CMN](#page-23-2) input pin. The device is configured for common clock mode when Clock recovery en=1 in General cfg_reg0 and RTP_timestamp_generation_mode=1 in [General_cfg_reg1.](#page-95-1)

The adaptive clock mode is based solely on packet inter-arrival time and therefore can be used for applications where a common reference clock is *not* available to both TDMoP gateways. This mode does not make use of timestamps and therefore the RTP header is not needed in the TDMoP packets when this mode is used. The device is configured for adaptive clock mode when Clock recovery en=1 in General cfg reg0 and for adaptive clock mode when Clock recovery_en=1 in General_cfg_reg0 and RTP_timestamp_generation_mode=0 in [General_cfg_reg1.](#page-95-1)

In adaptive mode, for low-speed interfaces (up to 4.6 MHz), an on-chip digital PLL, clocked by a 38.88MHz clock derived from the [CLK_HIGH](#page-24-0) pin, synthesizes the recovered clock frequency. The frequency stability characteristics

of the CLK, HIGH signal depend on the wander requirements of the recovered TDM clock. For applications where the recovered TDM clock must comply with G.823/G.824 requirements for traffic interfaces, typically a TCXO can be use as the source for the CLK HIGH signal. For applications where the recovered clock must comply with G.823/G.824 requirements for synchronization interfaces, the CLK HIGH signal typically must come from an OCXO.

In addition to performing clock recovery for up to eight low-speed (typically E1/T1) signals, the device can also be configured in a high-speed mode in which it supports one E3, T3 or STS-1 signal in and out of port 1. In high-speed mode, the on-chip digital PLL synthesizes the recovered clock frequency divided by 10 (for STS-1) or 12 (for E3 or T3). This clock is available on the [TDM1_ACLK](#page-19-0) output pin and can be multiplied by an external PLL to get the recovered clock of the high-speed signal (see section [15.3\)](#page-178-0). High-speed mode is enabled when High speed=1 in General cfg_reg0.

For applications where the chip is used only for clock recovery purposes (i.e. data is not forwarded through the chip) the external SDRAM is not needed.

10.6.4 Timeslot Assigner (TSA)

The TDM-over-Packet block contains one Timeslot Assigner for each TDM port (framed or multiframed). The TSA is bypassed in high-speed mode (i.e. when High speed=1 in General cfg_reg0.) The TSA tables are described in section [11.4.5.](#page-121-0)

The TSA assigns 2-, 7- or 8-bit wide timeslots to a specific bundle and a specific receive queue. 2-bit timeslots are used for delivering 16K HDLC channels. The 2 bits are located at the first 2 bits (PCM MSbits, HDLC LSbits) of the timeslot. The next 6 bits of the timeslot cannot be assigned. 7-bit timeslots are used for delivering 56kbps HDLC channels. The 7 bits are located at the first 7 bits (PCM MSbits, HDLC LSbits) of the timeslot. The last bit of the timeslot cannot be assigned. The 2-bit and 7-bit timeslots may be assigned only to the HDLC payload type machine. The AAL1 and RAW payload type machines support only 8-bit timeslots. For unframed/Nx64 interfaces all entries must be configured as 8-bit timeslots.

Each port has two TSA tables (banks): one active and the other one shadow. The TSA int act blk status bit in Port[n] stat reg1 indicates which bank is currently active. The CPU can only write to the shadow table. After TSA entries are changed in the shadow table the TSA tables should be swapped by changing the TSA act blk bit in Port[n] cfg_reg so that the active table becomes the shadow table and the shadow table becomes the active table. Changes take effect at the next frame sync signal. For an unframed interface the changes take effect up to 256 TDM clock cycles after the TSA act blk is changed. After the change occurs, the TSA int act blk bit is updated by the device.

Each table consists of 32 entries, one entry per timeslot. The first entry refers to the first timeslot, i.e. the first 8 bits of the frame (where the frame sync signal indicates start-of-frame). The second entry refers to the second timeslot, i.e. the 8 bits after the first 8 bits, and so on.

The format of a table entry is shown in section [11.4.5.](#page-121-0) If a port is configured for an unframed signal format, all 32 entries for that port must have the same settings for all fields.

A bundle can only be composed of timeslots from a single TDM port, but timeslots from a TDM port can be assigned to multiple bundles.

10.6.5 CAS Handler

10.6.5.1 CAS Handler, TDM-to-Ethernet Direction

In the TDM-to-Ethernet direction, the CAS handler receives the CAS bits (for structured-with-CAS AAL1/CESoPSN bundles) on the TDMn_RSIG_RTS signal. Depending on the value of the per-bundle [Tx_CAS_source](#page-113-0) configuration bit in the [Bundle Configuration Tables,](#page-107-2) the CAS handler inserts either the CAS bits from the corresponding TDMn_RSIG_RTS signal or the values from the transmit SW CAS tables (section [11.4.9\)](#page-133-0) into the AAL1/CESoPSN packets, in order to deliver the signaling as part of the AAL1/CESoPSN payload packets. See [Figure](#page-49-0) 10-26.

The transmit SW CAS tables may contain conditioning bits set by CPU software during configuration (per timeslot). If CAS bits received on the TDMn_RSIG_RTS signal change, a per-timeslot maskable interrupt is asserted. The Tx CAS change registers in the [Interrupt Controller](#page-139-0) indicate which timeslots have changed CAS bits. The Tx CAS change mask registers are available to selectively mask these interrupts. Upon notification that CAS bits have changed, the CPU can read the CAS bits directly from the receive signaling registers of the neighboring E1/T1 framer component, alter them if needed, and write them into the TDMoP block's transmit SW CAS tables.

Figure 10-26. CAS Transmitted in the TDM-to-Ethernet Direction

There is a transmit SW CAS table for each TDM port. Each table consists of 4 rows, and each row contains the CAS bits of eight timeslots. For ports configured for E1, timeslots 1–15 and 17–31 are used and timeslots 0 and 16 are meaningless. For ports configured for T1, timeslots 0–23 are used and timeslots 24–31 are meaningless. Ports configured for T1 SF have two copies of A and B CAS bits arranged A, B, A, B. Other port types have one copy of bits A, B, C and D. These cases are illustrated in [Figure](#page-50-0) 10-27 and [Figure](#page-50-1) 10-28.

31							0
ABCD (TS7)	ABCD (TS6)	ABCD (TS5)	ABCD (TS4)	ABCD (TS3)	ABCD (TS2)	ABCD (TS1)	ABCD (TS0)
ABCD (TS15)	\ddotsc	\sim	\cdots		\sim \sim	\cdot .	ABCD (TS8)
ABCD (TS23)	$\ddot{}$	\sim \sim	\cdot .		\sim	\cdots	ABCD (TS16)
ABCD (TS31)	$\ddot{}$	\sim	\sim \sim		\sim \sim	\cdots	ABCD (TS24)

Figure 10-27. Transmit SW CAS Table Format for E1 and T1-ESF Interfaces

Figure 10-28. Transmit SW CAS Table Format for T1-SF Interfaces

31							0
ABAB (TS7)	ABAB (TS6)	ABAB (TS5)	ABAB (TS4)	ABAB (TS3)	ABAB (TS2)	ABAB (TS1)	ABAB (TS0)
ABAB (TS15)		\cdot .	\sim	\cdot .	\cdot .	\sim	ABAB (TS8)
ABAB (TS23)	$\ddot{}$	\cdots	\sim	\cdot .	\cdot .	\sim	ABAB (TS16)

For structured-with-CAS bundles connecting two T1 SF/ESF interfaces, the per-bundle [Tx_dest_framing](#page-108-1) bit in the [Bundle Configuration Tables](#page-107-2) indicates the destination interface framing type (SF or ESF).

The figures below shows the location of the CAS bits in the TDMn_RSIG_RTS data stream for each framing mode.

Figure 10-29. E1 MF Interface RSIG Timing Diagram (two_clocks=1)

TDMn RCLK			
TDMn RX SYNC			once in 2 milliseconds
TDMn RSIG		B	
	Timeslot 30	Timeslot 31	Timeslot 0

Figure 10-30. T1 ESF Interface RSIG Timing Diagram (two_clocks=0)

TDMn_RX_SYNC can be left unconnected or connected to ground if the neighboring E1/T1 framer IC cannot drive it. The TDMoP block has an internal free running counter that generates this signal internally when not driven by an external source. This internally generated multiframe sync signal is synchronized to the TDMn_RX_SYNC input pulse when present.

10.6.5.2 CAS Handler, Ethernet-to-TDM Direction

In the Ethernet-to-TDM direction, the CAS is received from the incoming packets.

The AAL1/RAW payload type machine extracts the CAS bits from the TDM-over-packet payload and writes them into the CAS jitter buffers in the SDRAM (for structured-with-CAS AAL1/CESoPSN bundles only). The CAS jitter buffers store the CAS information of up to 128 timeslots of the eight ports.

Selectors in the CAS handler send the CAS bits either from the CAS jitter buffers or from the [Receive SW CAS](#page-138-0) tables to the line (next MF) CAS tables (see [Figure](#page-52-0) 10-32). The selectors' decision logic is shown in Table [10-20.](#page-51-0)

Table 10-20. CAS Handler Selector Decision Logic

Figure 10-32. CAS Transmitted in the Ethernet-to-TDM Direction

The [Receive SW CAS](#page-138-0) tables contains CAS bits written by CPU software.

Each port's [Receive Line CAS](#page-135-0) table (section [11.4.10\)](#page-135-0) is updated with the CAS bits stored in the Receive Line (Next MF) CAS table when the TDMn_TX MF_CD signal is asserted to indicate the multiframe boundary. For E1 ports, CAS bits are updated every 2 milliseconds. For T1 SF ports, CAS bits are updated every 1.5 milliseconds. For T1 ESF ports, CAS bits are updated every 3 milliseconds.

There is a [Receive Line CAS](#page-135-0) table for each TDM port. These tables hold the CAS information extracted from received packets and subsequently transmitted on TDMn_TSIG signals. Each table contains 32 rows, and each row holds the CAS bits of one timeslot. Only the first 24 rows are used for T1 interfaces. For E1 and T1 ESF interfaces, each row holds the A, B, C and D bits. For T1 SF interface where only the A and B bits exist, each row holds the A and B bits duplicated i.e. A, B, A, B.

If CAS bits change in the [Receive Line CAS](#page-135-0) table, a per-timeslot interrupt is asserted. The Rx CAS change registers in the [Interrupt Controller](#page-139-0) indicate which timeslots have changed CAS bits. Upon notification that CAS bits have changed, CPU software can read the CAS bits from the Receive Line (Next MF) CAS table, manipulate them and then write them directly into the transmit signaling registers of the neighboring E1/T1 framer IC. In this case, the framer should be configured to use the CAS information from its CAS registers and not from its signaling input pin.

The bits in each [Receive Line CAS](#page-135-0) table are transmitted on the TDMn_TSIG signal, as shown in the figures below.

TDMn_{TX}MF_{CD} can be left unconnected or connected to ground if the framer cannot drive it. The TDMoP block has an internal free running counter that generates this signal internally when not driven by external source. This internally generated multiframe sync signal is synchronized to the TDMn_TX_SYNC input pulse when present.

10.6.6 AAL1 Payload Type Machine

For the prevalent case for which the timeslot allocation is static and no activity detection is performed, the payload can be efficiently encoded using constant bit rate AAL1 adaptation.

The AAL1 payload type machine converts E1, T1, E3, T3, STS-1 or serial data flows into IP, MPLS or Ethernet packets, and vice versa, according to ITU-T Y.1413, Y.1453, MEF 8, MFA 4.1 and IETF RFC 5087 TDMoIP. In this mapping method, data is actually mapped into 48-byte AAL1 SAR PDUs as described in I.361.1 section 2.4.2.

10.6.6.1 TDM-to-Ethernet Direction

In the TDM-to-Ethernet direction, the AAL1 payload type machine concatenates the bundle's timeslots into structures and then slices and maps the structures into 46- or 47-octet AAL1 SAR PDU payloads. After adding the AAL1 SAR PDU header and pointer as needed, the AAL1 SAR PDUs are concatenated and inserted into the payload of the layer 2/layer 3 packet.

Figure 10-36. AAL1 Mapping, General

The structure of the AAL1 header is shown in [Table](#page-54-0) 10-21 below.

Table 10-21. AAL1 Header Fields

The AAL1 block supports the following bundle types:

- Unstructured
- Structured
- Structured-with-CAS.

Unstructured bundles, for E1/T1 interfaces, support rates of $N \times 64$ kbps, where N is the number of timeslots configured to be assigned to a bundle. Unstructured bundles may also carry traffic of the whole low-speed interface (up to 4.6 Mbps), E1/T1 interface (2.048Mbps/1.544 Mbps) and high-speed interface (up to 51.84 Mbps). The AAL1

SAR PDU payload contains 47 octets (376 bits) of TDM data without regard to frame alignment or timeslot byte alignment. All AAL1 SAR PDUs are non-P format for unstructured bundles.

Structured bundles, for E1/T1 interfaces, support rates of $N \times 64$ kbps, where N is the number of timeslots configured to be assigned to a bundle. For this format, the N timeslots from one E1/T1 frame are sequentially mapped into an N-octet structure. This N-octet structure is then mapped into the AAL1 SAR PDU payload, octetaligned. This process is repeated until all octets of the AAL1 SAR PDU payload are filled. The last octet of the payload may contain a timeslot other than the last timeslot of the structure. The remaining timeslots of the structure are mapped into the next AAL1 SAR PDU payload in the same manner and the process continues. This is illustrated i[n Figure](#page-55-0) 10-37.

With this mapping each AAL1 SAR PDU can start with a different timeslot. To enable the far end TDMoP function to identify the start of a structure, a pointer to it is sent periodically in one of the even-numbered AAL1 SAR PDUs of every SN cycle. When this pointer is sent, a P-format AAL1 SAR PDU is used. In a P-format AAL1 SAR PDU the first byte of the payload contains the pointer while the last 46 bytes contain payload.

Structured-with-CAS bundles, for E1/T1 interfaces, support rates of $N \times 64$ kbps, where N is the number of timeslots configured to be assigned to a bundle. This mapping is similar to the structured-without-CAS mapping described above except that the structure is an entire E1/T1 multiframe of the N timeslots assigned to the bundle, and a CAS signaling substructure is appended to the end of the structure. The addition of CAS only affects the structure arrangement and contents. CAS data of one timeslot is 4 bits long, meaning one octet can contain CAS data of 2 timeslots. Bundles containing an odd number of timeslots need a padding of 4 zeroes in the last CAS octet. For example, a 3-timeslot bundle of an E1 frame with CAS yields the following structure octet sequence: TS1, TS2, TS3 repeated 16 times (a whole E1 multiframe) and then CAS1+CAS2, CAS3+padding.

10.6.6.2 Ethernet-to-TDM Direction

In the Ethernet-to-TDM direction, AAL1 SAR PDUs of a bundle are being received only after the synchronization process. The synchronization process includes packet SN synchronization, AAL1 SAR PDU SN synchronization, and pointer synchronization. AAL1 SAR PDUs with CRC or parity errors in their header are discarded. Pointer mismatch imposes jitter buffer under-run and bundle resynchronization. AAL1 SAR PDU header errors or pointer errors may be ignored depending on per-bundle configuration. Missing AAL1 SAR PDUs are detected and restored in the jitter buffer.

10.6.7 HDLC Payload Type Machine

Handling HDLC in TDM-over-Packet ensures efficient transport of CCS (common channel signaling, such as SS7), embedded in the TDM stream or other HDLC-based traffic, such as Frame Relay, according to IETF RFC 4618 (excluding clause 5.3 – PPP) and RFC 5087 (TDMoIP).

For an E1 interface, each bundle supports the rates of 16 kbps or $N \times 64$ kbps, where N is the number of timeslots configured to be assigned to a bundle (between 1 to 32). For an T1 interface, each bundle supports the rates of 16 kbps, 56 kbps (not supported for T1 SF interface), full T1 (1.544 Mbps) or N \times 64 kbps, where N varies from 1 to 24.

In the TDM-to-Ethernet direction, the HDLC block monitors flags until a frame is detected. It removes bit stuffing, collects the contents of the frame and checks the correctness of the CRC, alignment and frame length. Valid frame length is anything greater than 2 bytes and less than Tx max frame size in HDLC Bundle[n] cfg[95:64].

Erroneous frames are discarded. Good frames are mapped as-is into the payload of the configured layer 2/3 packet type (without the CRC, flags or transparency zero-insertions).

In the Ethernet-to-TDM direction, when a packet is received, its CRC is calculated, and the original HDLC frame reconstituted (flags are added, bit stuffing is performed, and CRC is added).

HDLC FRAME IN TDM	FLAGS	DATA	CRC-16	FLAGS
		ZERO BIT DELETION		
L2/L3 HEADER	CONTROL WORD	HDLC TYPE TDMoIP PAYLOAD	CRC	ETHERNET PACKET

Figure 10-38. HDLC Mapping

10.6.8 RAW Payload Type Machine

The RAW payload type machine support the following bundle types:

- **Unstructured** According to ITU-T Y.1413, Y.1453, MEF 8, MFA 8.0.0 and IETF RFC 4553 (SAToP).
- **Structured without CAS** According to ITU-T Y.1413, Y.1453, MEF 8, MFA 8.0.0 and IETF RFC 5086 (CESoPSN).
- **Structured with CAS** According to ITU-T Y.1413, Y.1453, MEF 8, MFA 8.0.0 and IETF RFC 5086 (CESoPSN).

10.6.8.1 Unstructured

Unstructured bundles usually carry the data of a whole TDM port. This port may be low-speed such as an E1, T1 or Nx64k bit stream or high-speed such as an E3, T3 or STS1 signal. In an unstructured bundle, the packet payload is comprised of N bytes of the TDM stream without regard for byte or frame alignment. In the receiving device, the TDM data is extracted from the packet payload and inserted as a bit stream into the jitter buffer, from which it is then extracted and sent to the TDM port.

Figure 10-39. SAToP Unstructured Packet Mapping

The packetization delay of an unstructured (SAToP) bundle is: $T = N \times 8 \times 10^2$ time of the TDM interface.

The minimum packetization time of an Ethernet packet for an unstructured (SAToP) bundle is as follows:

- 60 µs for high speed mode
- $125 \mu s$ for low speed mode

10.6.8.2 Structured without CAS

In a structured-without-CAS bundle, the packet payload is comprised of the assigned timeslots from N TDM frames as illustrated in [Figure](#page-58-0) 10-40.

The packetization delay of a CESoPSN structured-without-CAS bundle is: $T = N \times 125 \mu s$ (i.e. N x the frame rate)

The minimum packetization time of an Ethernet packet for a structured (with or without CAS) bundle is 125 µs.

10.6.8.3 Structured with CAS (without Fragmentation)

In a structured-with-CAS bundle, the packet payload is comprised of the assigned timeslots from all the TDM frames in a multiframe (e.g. 16 frames for E1) followed by the CAS signaling substructure, which contains the CAS info for the assigned timeslots.

Figure 10-41. CESoPSN Structured-With-CAS Mapping (No Frag, E1 Example)

The minimum packetization time of an Ethernet packet for a structured (with or without CAS) bundle is 125 μ s.

The minimum TDM payload of an Ethernet packet for a structured (with or without CAS) bundle is 8 bytes.

In T1 SF, the multiframe structure is composed of 2 superframes resulting total of 24 TDM frames. The CAS info at the end of the structure contains the CAS info of the 2 corresponding superframes as well.

Figure 10-43. CESoPSN Structured-With-CAS Mapping (No Frag, T1-SF Example)

The packetization delay of a CESoPSN structured-with-CAS bundle (not fragmented) is as follows:

- Multiframed $E1: T = 2 ms$
- \bullet T1 SF, ESF: T = 3 ms

10.6.8.4 Structured-with-CAS (with Fragmentation)

In order to reduce the packetization delay of structured-with-CAS bundle, the CESoPSN standard supports the option of fragmentation. In this mode, the multiframe data structure is fragmented among several packets. Each packet contains M TDM frames of the assigned timeslots. The last packet also contains the entire multiframe CAS substructure. Because of that, there is limited number of allowed "M" values:

- For multiframed E1: $M = 1, 2, 4, 8, 16$ (16 means single packet with no fragmentation)
- For T1 SF: M = 1, 2, 3, 4, 6, 8, 12, 24 (24 means single packet with no fragmentation)
- For T1 ESF: $M = 1, 2, 3, 4, 6, 8, 12, 24$ (24 means single packet with no fragmentation)

The packetization delay of a CESoPSN structured-with-CAS bundle (with fragmentation) is: $T = M \times 125 \mu s$.

Figure 10-44. CESoPSN Structured-With-CAS Mapping (Frag, E1 Example)

10.6.9 SDRAM and SDRAM Controller

The device requires an external SDRAM for its operation. The following describes how the TDMoP block and the CPU use the SDRAM:

The TDMoP block accesses these sections of the SDRAM:

• Transmit buffers section

This area stores outgoing packets created by the payload-type machines. It is a 1-Mbyte area with base address specified by the Tx buf base add field in General cfg reg1. The actual amount of SDRAM used in the transmit buffers section depends on the number of open bundles and the number of buffers assigned to each bundle.

• Jitter buffer data section

This area stores incoming TDM data after it has been extracted from received packets by the payloadtype machines. It is a 2-Mbyte area with base address specified by the JBC data base add field in General cfg reg1. The actual amount of the SDRAM used in the jitter buffer data section depends on the configuration (most applications allocate only 0.5 Mbyte).

• Jitter buffer signaling section:

This area stores incoming TDM signaling information after it has been extracted from received packets by the payload-type machines. It is a 32-kbyte area, with base address specified by the JBC sig base add field in General cfg reg1. This section is used only when structured-with-CAS bundles have been opened.

The CPU uses the SDRAM as follows:

- The CPU may utilize the sections of SDRAM not used by the TDMoP block in order to send/receive packets through the CPU queues/pools.
- The CPU accesses the transmit buffers section in order to initialize the buffer headers before opening a bundle.

The built-in SDRAM controller allows glueless connection to an external SDRAM (the TDMoP block supplies the SDRAM clock). Supported SDRAM devices are listed in section [15.6.](#page-182-0)

The TDMoP block typically uses from 1.5 to 3 MB of SDRAM space, depending on configuration. The CPU may use the rest of the memory.

The supported resolutions of CPU access to the SDRAM are shown below.

Table 10-22. SDRAM Access Resolution

Prior to operation, the SDRAM controller configuration bits (see the General cfg_reg0 register) must be configured. First, the CPU must set the configuration bits while maintaining the Rst SDRAM n bit low (0). Then, it should deassert the [Rst_SDRAM_n](#page-95-0) bit. The Rst_SDRAM_n bit must not be changed during operation.

The SDRAM Controller operates at either 50 or 75 MHz with the following CAS latency options:

Table 10-23. SDRAM CAS Latency vs. Frequency

During operation, the controller's arbiter receives access requests from various internal hardware blocks and the CPU and grants access permissions based on predefined priorities. The controller automatically refreshes the external SDRAM approximately once every 15 µs.

Figure 10-45. SDRAM Access through the SDRAM Controller

10.6.10 Jitter Buffer Control (JBC)

10.6.10.1 Jitter Buffer Application

Routinely in TDM networks, destination TDM devices derive a clock from the incoming TDM signal and use it for transmitting data as depicted i[n Figure](#page-62-0) 10-46. This is called loopback timing.

Figure 10-46. Loop Timing in TDM Networks

When replacing the physical TDM connection with an IP/MPLS network and two TDM-over-Packet devices as shown in [Figure](#page-63-0) 10-47 below, the receiving TDM-over-Packet device (slave) receives packets with variable delays (packet delay variation). After processing, the slave TDMoP device should send TDM data to the destination TDM device at the same clock rate at which the TDM data was originally sent by the source TDM device. To achieve this, the device works in clock recovery mode to reconstruct the source TDM clock to allow the destination TDM device to still work in loopback timing mode.

Figure 10-47. Timing in TDM-over-Packet

The jitter buffer, located in the SDRAM, has two main roles:

- Compensate for packet delay variation
- Provide fill level information as the independent variable used by the clock recovery machines to reconstruct the TDM clock on a slave TDMoP device.

The data enters the buffer at a variable rate determined by packet arrival times and leaves it at a constant TDM rate. In clock recovery mode, the amount of data in the jitter buffer (the "fill level") steers the clock recovery mechanism.

10.6.10.2 Jitter Buffer Configuration

Separate areas are allocated in the external SDRAM for TDM data and for signaling, as described in section [10.6.9.](#page-61-0)

In low-speed mode (High speed=0 in General cfg reg0) both data and signaling areas are divided into eight identical sections, one for each E1/T1/Nx64 interface. These section are further divided as follows:

- In E1/T1 structured mode, each per-port data section contains the data of 32 timeslots for E1 or 24 timeslots for T1 (a total of 32*8=256 timeslots for all eight interfaces). Each E1/T1 timeslot is allocated a maximum of 4 kB of space (128kB per interface and a total of 1024 kB for all eight interfaces).
- Each signaling section is divided into multiframe sectors, with each sector containing the signaling nibbles of up to 32 timeslots (total of 64 kB for all 8 interfaces).
- In serial interface mode or E1/T1 unstructured mode, there is no per-timeslot allocation. The jitter buffer is divided into eight identical sections, one for each interface (each section is 512 kB for HDLC bundles or 128 kB for other bundle types).

In high-speed mode (E3, T3, STS-1), the jitter buffer is arranged as one large buffer without division into sections (total of 512 kB).

The Jitter Buffer maximum depth in time units (seconds) is calculated according to the following formula:

$$
\frac{1}{2} \times \text{Buffer area per interface} \times \frac{8}{\text{Rate}}
$$

where:

For T1 structured-with-CAS, multiply the above formula by 0.75.

The jitter buffer depth is defined by the Rx max buff size parameter found in the [Bundle Configuration Tables.](#page-107-2) When the jitter buffer level reaches the value of [Rx_max_buff_size,](#page-108-2) an overrun situation is declared.

The Rx PDVT parameter (also found in the [Bundle Configuration Tables\)](#page-107-2) defines the amount of data to be stored in the jitter buffer to compensate for network delay variation. This parameter has two implications:

- [Rx_PDVT](#page-109-1) defines the chip's immunity to the Ethernet network delay variation.
- The data arriving from the network is delayed by Rx PDVT before it is read out of the jitter buffer and transmitted on the TDM pins.

Rx PDVT must be smaller than Rx_max_buff_size. Also, the difference between Rx_max_buff_size and [Rx_PDVT](#page-109-1) must be larger than the time that it takes to create a packet (otherwise an overrun may occur when the packet arrives). Typically, the recommended value for Rx max buff size is $2* Rx$ PDVT + PCT (packet creation time). This provides equal immunity for both delayed and bursty packets.

Configuring the jitter buffer parameters correctly avoids underrun and overrun situations. Underrun occurs when the jitter buffer becomes empty (the rate data is entering the buffer is slower than the rate data is leaving). When an underrun occurs the TDMoP block transmits conditioning data instead of actual data towards the TDM interface. The conditioning data is specified by the [Receive SW Conditioning Octet Select](#page-137-0) table for TDM data and the location specified by Rx CAS src (SDRAM or [Receive SW CAS\)](#page-138-0) for signaling. Overrun occurs when the jitter buffer is full and there is no room for new data to enter (the rate data is leaving the buffer is slower than the rate data is entering). Underrun and overrun require special treatment from the TDMoP hardware, depending on the bundle type.

The JBC uses a 64 by 32 bit [Bundle Timeslot Table](#page-129-0) to identify the assigned timeslots of each active bundle. The index to the table is the bundle number. The CPU must configure each active bundle entry (setting a bit means that the corresponding timeslot is assigned to this bundle). For unstructured bundles, the whole bundle entry (all 32 bits) must be set.

Jitter buffer statistics are stored in a 256-entry table called the [Jitter Buffer Status Table.](#page-129-1) Each TDM port has 32 dedicated entries, one per timeslot. This table stores the statistics of the active jitter buffer for each active bundle. A configurable parameter called Jitter buffer index located in the timeslot assignment tables (section [11.4.5\)](#page-121-0) points to the entry in the [Jitter Buffer Status Table](#page-129-1) where the associated jitter buffer statistics are stored. The value of the [Jitter_buffer_index](#page-122-2) should be set as follows:

- For AAL1/HDLC/RAW structured bundles: the Jitter buffer index value is the number of the lowest timeslot in the bundle. For example, if the bundle consists of timeslots 2, 4, 17 on port 3, [Jitter_buffer_index=](#page-122-2)0x2.
- For unstructured bundles the Jitter buffer index value is 0x0.

10.6.10.3 Jitter Buffer Status and Statistics

The CPU accesses the [Jitter Buffer Status Table](#page-129-1) using the Jitter buffer index as described above. The status table contains the current jitter buffer status (such as, the current jitter buffer level and its current state (OK, underrun or overrun).

The status table also contains two variables, Minimal level and Maximal level, which report the minimum and maximum fill levels of the jitter buffer since the last time the two fields were read (available for AAL1/RAW bundles only). These variables provide information about network packet delay variation. For example, using these values, the CPU can calculate the margins from the top [\(Rx_max_buff_size\)](#page-108-2) and the bottom of the jitter buffer. If there is margin, CPU software may want to reduce Rx PDVT to reduce the latency added by the jitter buffer to the incoming TDM data.

10.6.10.4 Jitter Buffer Response to Packet Loss and Misordering

The payload-type machines detect that a packet was lost by sequence number error in AAL1/RAW. If a packet is lost, conditioning data (specified by the receive software conditioning registers in section [11.4.12\)](#page-137-0) is inserted into the jitter buffer in place of the lost data to maintain bit integrity (i.e. the number of bits that are inserted into the jitter buffer must equal the number of bits that were transmitted by the far end).

If a packet is misordered in a RAW bundle (for example, the packet with the sequence number N arrives after the packet with sequence number N+1) it is reordered by the RAW payload-type machine, and its data is inserted into the appropriate location in the jitter buffer, assuming that the data in this location has not been transmitted to the TDM port yet.

10.6.11 Queue Manager

Data flows through the TDMoP block in the following directions:

- [TDM to Ethernet](#page-71-0) (implemented in HW)
- [Ethernet to TDM](#page-71-1) (implemented in HW)
- [TDM to TDM](#page-73-0) (cross-connect, implemented in HW)
- [TDM to CPU](#page-74-0)
- [CPU to TDM](#page-75-0)
- [CPU to Ethernet](#page-76-0)
- [Ethernet to CPU.](#page-77-0)

These data flows are illustrated in [Figure](#page-66-0) 10-49. Each data flow is described in a subsection below.

10.6.11.1 Buffer Descriptor

Data is transferred between the Ethernet MAC, internal payload-type machines and the external CPU by means of buffers in the SDRAM. Payload data is stored in 2 kB SDRAM buffers along with a buffer descriptor located in the buffer's first dwords. The buffer pointers are managed inside the TDMoP block and are stored in queues, pools, and other internal blocks. Queues store pointers to SDRAM buffers containing packet data to be processed, while pools store pointers to empty buffers. The pointers are passed from one block to another. Only the block owning the pointer can access the associated buffer.

The size of the buffer descriptor size depends on the internal path it is used for:

TDM \rightarrow TDM, TDM \rightarrow CPU and CPU \rightarrow TDM: One dword TDM \rightarrow ETH, CPU \rightarrow ETH and ETH \rightarrow TDM: Two dwords $ETH \rightarrow CPU$: Three dwords

The fields of the buffer descriptor dwords are described in the sections below.

10.6.11.2 Buffer Descriptor First Dword

Used for all paths. Located at offset 0x0 from the start of the buffer.

10.6.11.3 Buffer Descriptor Second Dword

Located at offset 0x4 from the start of the buffer.

10.6.11.3.1 TDM \rightarrow ETH and CPU \rightarrow ETH Packets

Table 10-25. Buffer Descriptor Second Dword Fields (TDM ETH and CPU ETH)

10.6.11.3.2 ETH \rightarrow CPU Packets

Table 10-26. Buffer Descriptor Second Dword Fields (ETH CPU)

10.6.11.4 Buffer Descriptor Third Dword

Used for ETH \rightarrow CPU packets. Located at offset 0x8 from start of the buffer.

Table 10-27. Buffer Descriptor Third Dword Fields (ETH CPU)

10.6.11.5 RX Arbiter

The RX arbiter constantly checks for available packets in the Rx FIFO, the CPU-to-TDM queue and the crossconnect queue. It can do one of the following:

- Pass a packet from the Rx FIFO to the payload-type machines
- Pass a packet from the Rx FIFO to the external SDRAM and insert its pointer into the ETH-to-CPU queue
- Extract a pointer from the cross-connect queue and pass a packet from the external SDRAM into the payload-type machines
- Extract a pointer from the CPU-to-TDM queue and pass a packet from the external SDRAM into the payload-type machines.

In general, the Rx arbiter handles packets according to the following priorities:

- 1. Cross-connect queue
- 2. Rx FIFO (i.e., packets that arrive from the Ethernet port)
- 3. CPU-to-TDM queue.

The Rx fifo_priority_lvl field in [General_cfg_reg0](#page-94-0) specifies a priority level for the Rx FIFO. Whenever the fill level of the Rx FIFO is above this threshold, the Rx FIFO becomes the highest priority for the Rx arbiter rather than the Cross-connect queue until the fill level of the Rx FIFO drops below the threshold.

10.6.11.6 TX Ethernet Interface

The TX Ethernet interface first checks the Ethernet TX queue. If the queue is not empty, it extracts a pointer, passes the buffer data from the SDRAM to the Ethernet MAC, and returns the pointer to the free buffer pool. If the TX Ethernet queue is empty, the TX Ethernet Interface checks the status of the CPU-to-Ethernet queue. If the queue is not empty, it extracts a pointer, transfers buffer data to the Ethernet MAC, and returns the buffer to the CPU TX Return queue.

10.6.11.7 Free Buffer Pool

The free buffer pool mechanism explained below is used for the TDM-to-Ethernet and TDM-to-TDM flows.

Before the payload-type machines can process any data, the CPU must initialize the free buffer pool. The free buffer pool contains pointers to SDRAM buffers that are used by the payload-type machines to store packets. There are a total of 512 SDRAM buffers. The CPU needs to pre-assign (statically) these SDRAM buffers to each bundle. The number of buffers allocated per specific bundle depends on the number of timeslots in the bundle. It is recommended to assign 4 buffers per timeslot.

The buffers are located in a continuous area in the SDRAM. The buffer address consists of the base address, the buffer number and the displacement within the buffer. The base address is specified by the [Tx_buf_base_add](#page-95-2) field in [General_cfg_reg1.](#page-95-1) Free buffer numbers are contained in linked lists, with a head pointing to the first buffer, each buffer pointing to the next buffer and the last buffer pointing to itself. There are 64 heads (one per bundle), each one containing a validity indication bit (MSB) and another 9 bits pointing to the first free buffer in the linked list. The register descriptions for the [Per-Bundle Head Pointers](#page-128-0) and [Per-Buffer Next-Buffer Pointers](#page-128-1) are in sectio[n 11.4.7.](#page-128-2)

The CPU must define the number of buffers for each bundle by initializing the linked list for the bundle. Software prepares these buffers by writing the Ethernet, IP/MPLS/L2TPv3/MEF headers in advance, so that the payloadtype machines need only to write the packet payload. Since the headers contain bundle-specific data (e.g., destination address), the same buffers are used for the same bundle until the bundle is closed by CPU software.

When closing a bundle, the CPU should check that all buffers have been returned, by following the linked list from the head to the last buffer. The buffers of a closed bundle may be used for a different new bundle. The linked list operation is depicted below.

Figure 10-50. Free Buffer Pool Operation

10.6.11.8 TDM to Ethernet Flow

Each payload-type machine receives the data of specific bundle timeslots and maps it into packets. To store a new packet in preparation, the machine extracts a pointer from the free buffer pool (section [10.6.11.7\)](#page-69-0) and fills the associated buffer with TDM timeslot data, one by one. When a packet is completed in a buffer, the payload-type machine places the buffer pointer in the Ethernet Tx queue. The Tx Ethernet interface polls the queue, extracts the pointer, and transfers the packets from the buffer to the Ethernet MAC block, to be sent over the Ethernet network. Then, it returns the pointer to the free buffer pool. The buffer can then be used again by the payload-type machine to store subsequent TDM data for the bundle.

Figure 10-51. TDM-to-Ethernet Flow
10.6.11.9 Ethernet to TDM Flow

A packet arriving from the Ethernet port passes through the Ethernet MAC block. The MAC block does not store the packet, but it does calculate the CRC to verify packet data integrity. If the packet is bad, the MAC signals this to the packet classifier on the last word of the packet, and the packet classifier discards it.

The packet classifier examines the packet header and decides to either discard the packet or transfer it into the chip based on the settings of the packet classifier configuration registers (see [Table](#page-93-0) 11-4). The packet classifier tags the buffer descriptor for one of the following destinations: ETH-to-CPU queue or payload-type machines. The packet classifier stores the packet payload preceded by the buffer descriptor in the Rx FIFO and notifies the Rx arbiter. The Rx arbiter then passes it to one of the payload-type machines. The payload-type machine extracts the TDM data and inserts it into the jitter buffer in the SDRAM. From there, the data is transmitted serially out the TDM port.

Figure 10-52. Ethernet-to-TDM Flow

10.6.11.10 TDM to TDM (Cross-Connect) Flow

Each payload-type machine receives the data of bundle-specific TDM timeslots and maps the data into Ethernet packets. To store a packet, the payload-type machine needs an SDRAM buffer which it gets by extracting a buffer pointer from the free buffer pool. It then fills the buffer as it processes the TDM timeslots. When a packet is completed in a buffer, the machine places the buffer pointer in the cross-connect queue. The RX arbiter polls the cross-connect queue, extracts the pointer, transfers the buffer data to the appropriate payload-type machine, and then returns the pointer to the free buffer pool. The payload-type machine then extracts the TDM data and inserts it into the jitter buffer in the SDRAM. From there, the data is transmitted serially out the TDM port.

Figure 10-53. TDM-to-TDM Flow

10.6.11.11 TDM to CPU Flow

The payload-type machines identify the destination of their packets according to the per-bundle configuration. Upon getting the first byte of a packet in a bundle destined to the CPU, the machine needs a buffer to store the packet. It therefore checks whether a buffer is available in the TDM-to-CPU pool. If the pool is empty, the machine discards the current data. If a buffer is available, the machine stores the packet payload in the buffer and then adds the buffer pointer to the TDM-to-CPU queue. The CPU polls this queue to look for packets that need to be processed, gets the buffer pointer, and reads the packet from the SDRAM. After processing the packet, the CPU closes the loop by returning the pointer to the TDM-to-CPU pool.

The TDM-to-CPU pool and queue can contain up to 128 pointers each. Section [11.4.6](#page-123-0) describes the pool and queue registers.

Figure 10-54. TDM-to-CPU Flow

10.6.11.12 CPU to TDM Flow

The Rx arbiter polls the CPU-to-TDM queue for new packets waiting in the SDRAM to be processed. If the queue level is greater than zero and there are no buffers pending in the Rx FIFO or the cross-connect queue, the Rx arbiter extracts the pointer and copies the relevant data from the SDRAM buffer to the appropriate payload-type machine. The arbiter then checks whether the CPU Rx return queue is not full to return the pointer. If the return queue is full, the arbiter keeps the pointer and does not poll the CPU-to-TDM queue until it succeeds in returning the pointer. After returning the pointer to the CPU Rx return queue for reuse, the arbiter is ready to take another pointer from the CPU-to-TDM queue.

The CPU-to-TDM queue and the CPU Rx return queue can contain up to 32 pointers each. Section [11.4.6](#page-123-0) describes the pool and queue registers.

Figure 10-55. CPU-to-TDM Flow

10.6.11.13 CPU to Ethernet Flow

The Tx Ethernet interface polls the CPU-to-Ethernet queue for new packets waiting in the SDRAM to be processed. If the queue level is greater than zero and no buffers from the payload-type machines are waiting in the Ethernet Tx queue, the Tx Ethernet interface extracts the pointer and copies the relevant data from the SDRAM buffer to the Ethernet MAC block. It then checks whether the CPU TX return queue is not full to return the pointer. If the return queue is full, it keeps the pointer and does not poll the CPU-to-ETH queue until it succeeds in returning the pointer. After returning the pointer to the CPU TX return queue for reuse, the Tx Ethernet interface is ready to take another pointer from the CPU-to-ETH queue.

The CPU-to-Ethernet queue and the CPU Tx return queue can contain up to 32 pointers each. Section [11.4.6](#page-123-0) describes the pool and queue registers.

Figure 10-56. CPU-to-Ethernet Flow

10.6.11.14 Ethernet to CPU Flow

Ethernet packets enter the chip via the Ethernet MAC block and the packet classifier into the Rx arbiter. When the Rx arbiter identifies that a packet is destined to the CPU, it extracts a pointer from the Ethernet-to-CPU pool (if the pool is empty, the Rx arbiter discards the packet) and stores the packet data into the SDRAM in the buffer indicated by the pointer. Then, it sends the pointer to the Ethernet-to-CPU queue (processed by the CPU). If the queue is full, the Rx arbiter keeps the pointer for itself for future use. The Ethernet-to-CPU queue and pool contain up to 128 pointers each. Sectio[n 11.4.6](#page-123-0) describes the pool and queue registers.

10.6.12 Ethernet MAC

10.6.12.1 Introduction

The Ethernet MAC can operate at 10 or 100 Mbps. It supports MII, RMII (Reduced pin-count MII), and SSMII (source-synchronous serial MII). The MAC interface to the physical layer must be configured by the CPU.

The UNH-tested Ethernet MAC complies with IEEE 802.3. Its counters enable the software to generate network management statistics compatible with IEEE 802.3 Clause 5.

The Ethernet MAC supports physical layer management through an MDIO interface. The control registers drive the MDIO interface and select modes of operation, such as full or half duplex. Half-duplex flow control is achieved by forcing collisions on incoming packets. Full-duplex flow control supports recognition of incoming pause packets.

In the receive path, the MAC checks the incoming packets for valid preamble, FCS, alignment and length, and presents received packets to the packet classifier. Although packets with physical errors are discarded by default, the MAC can be configured to ignore errors and keep such packets.

In the transmit path, the MAC takes data from the Tx Ethernet interface, adds preamble and, if necessary, pad and FCS, then transmits data according to the CSMA/CD (carrier sense multiple access with collision detect) protocol.

In half-duplex mode the start of transmission is deferred if [MII_CRS](#page-23-0) (carrier sense) is active. If [MII_COL](#page-23-1) (collision) becomes active during transmission, a jam sequence is asserted and the transmission is retried after a random back off. [MII_CRS](#page-23-0) and [MII_COL](#page-23-1) have no effect in full-duplex mode.

10.6.12.2 Pause Packet Support

Ethernet transmission pause in response to a received pause packet is enabled when Pause enable=1 in the [MAC_network_configuration](#page-151-0) register.

When a valid pause packet is received, the [MAC_pause_time](#page-151-1) register is updated with the packet's pause time regardless of its current contents and regardless of the state of [Pause_enable](#page-148-0) bit. In addition, the Pause_packet [Rxd](#page-149-0) interrupt in the MAC interrupt status is triggered if it is enabled in the MAC interrupt mask register.

If Pause enable=1 and the value of the MAC pause time register is non-zero, no new packet is transmitted.

A valid pause packet is defined as having a destination address that matches 0x0180C2000001, an Ethertype of 0x8808, and the pause opcode of 0x0001 as shown in Table [10-28.](#page-79-0)

Table 10-28. Start of an 802.3 Pause Packet

Pause packets that have FCS or other errors are treated as invalid and discarded. Valid received pause packets increment the Pause packets Rxd OK counter.

The [MAC_pause_time](#page-151-1) register decrements every 512 bit times after transmission has stopped. For test purposes, the register decrements every MII receive clock cycle instead if [Retry_test=](#page-148-1)1 in the [MAC_network_configuration](#page-151-0) register. If the Pause enable bit is not set, the decrementing happens regardless of whether transmission has stopped or not.

The [Pause_time_zero](#page-149-2) interrupt in the [MAC_interrupt_status](#page-149-1) register is asserted whenever the [MAC_pause_time](#page-151-1) register decrements to zero (assuming it is enabled in the MAC interrupt mask).

Automatic transmission of pause packets is supported through the transmit pause packet bits of the [MAC_network_control](#page-151-0) register. If either [Transmit_pause_packet](#page-147-0) or Transmit_zero_quantum_pause_packet is set, a pause packet is transmitted only if Full duplex=1 in the MAC network configuration register and [Transmit_enable=](#page-148-3)1 in the [MAC_network_control](#page-151-0) register. Pause packet transmission takes place immediately if transmit is inactive or if transmit is active between the current packet and the next packet due to be transmitted. The transmitted pause packet comprises the items in the following list:

- Destination address of 01-80-C2-00-00-01
- Source address taken from the MAC specific address registers
- Ethertype of 0x8808 (MAC control frame)
- Pause opcode of 0x0001
- Pause quantum
- Fill of 0x00 to take the frame to minimum frame length
- Valid FCS.

The pause quantum used in the generated packet depends on the trigger source for the packet as follows:

- If Transmit pause packet=1, the pause quantum comes from the MAC transmit paulse quantum register. The Transmit Pause Quantum register resets to a value of 0xFFFF giving a maximum pause quantum as a default.
- If Transmit zero quantum pause packet=1, the pause quantum is zero.

After transmission, no interrupts are generated and the only counter incremented is the Transmitted_pause_packets.

Pause packets can also be transmitted by the MAC using normal packet transmission methods. It is possible to transmit a pause packet while the transmitter is paused by resetting the [Pause_enable](#page-148-0) bit.

10.6.13 Packet Classifier

The Packet Classifier is part of the receive path, immediately following the Ethernet MAC block. It analyzes the header of each incoming packet, by comparing the header fields to the chip's configured parameters, and then decides whether to discard the packet or add a buffer descriptor and forward the packet to the CPU or one of the payload-type machines. Section [11.4.1](#page-93-1) has register descriptions for the packet classifier configuration registers.

IP version:

- Packets with IP version different than 4 or 6 are always discarded.
- The chip has three IPv4 addresses and two IPv6 addresses (all software configurable)
- The chip works in one of four modes defined by two bits in General cfg_reg1, as described in Table [10-29.](#page-80-0)

Table 10-29. Handling IPv4 and IPv6 Packets

Although the chip has more than one IP address, in most cases all three IPv4 addresses should have the same value and both IPv6 addresses should have the same value. The chip also has two configurable MAC addresses.

Packets with CRC errors are discarded regardless to their contents, unless the Ethernet MAC has been configured to ignore them (in which case they are treated as correct packets).

IP Packets with IP checksum error are discarded, unless the [Discard_ip_checksum_err](#page-94-0) configuration bit is cleared in [General_cfg_reg0.](#page-94-1)

Packets other than TDM-over-IP or TDM-over-MPLS or TDM-over-MEF packets destined to the chip are not transferred to the payload-type machines. Instead, they are either discarded or transferred to the CPU according to the nine Discard switch configuration bits in Packet classifier cfg_reg3:

assigned to the chip's internal bundles, is discarded if Discard_Switch_6 is set. Otherwise it is transferred to the CPU.

Discard Switch 7: A packet recognized as OAM packet (see sectio[n 10.6.13.3\)](#page-82-0) is discarded if Discard_Switch_7 is set. Otherwise it is transferred to the CPU. Discard Switch 8: A packet with Ethertype equal to CPU dest ether type configuration is discarded when Discard Switch 8 is set. Otherwise it is transferred to the CPU.

A packet is identified as a TDM-over-Packet packet destined to the chip if it meets the following conditions:

- It is unicast with its destination address identical to the chip's MAC addresses, multicast or broadcast
- It has either no VLAN tags, one VLAN tag or two VLAN tags (supports VLAN stacking). See section [10.6.13.4.](#page-82-1)
- Its protocol is UDP/IP or L2TPv3
- Its IP address is identical to one of the IP addresses of the chip
- Its UDP destination port number is identical to one of the chip's TDM-over-Packet port numbers (optional). See section [10.6.13.1.](#page-82-2)
- Its bundle identifier is identical to one of the bundle identifiers assigned to the chip's internal bundles or the packet is identified as an OAM packet. See section [10.6.13.2.](#page-82-3)

A packet is identified as a TDMoMPLS or TDMoMEF packet destined to the chip if it meets the following conditions:

- It is unicast with its destination address identical to the chip's MAC addresses, multicast or broadcast
- It has either no VLAN tags, one VLAN tag or two VLAN tags (VLAN stacking)
- Its Ethertype is MPLS unicast, MPLS multicast, or MEF (see section [10.6.13.5\)](#page-83-0)
- The bundle identifier located at the inner label is identical to one of the bundle identifiers assigned to the chip's internal bundles or the packet is identified as an OAM packet.

The structure of packets identified as TDM-over-Packet packets destined to a specific bundle of the chip or as OAM packets destined to the chip is shown below.

Figure 10-59. Format of TDMoIP Packet with VLAN Tag

IDA MAC add/ SA Broadcast/ Multicast	VLAN Tag Eth Type up to 2 tags	IP Header $\big $ Dst. IP = Add1/ lIP. Add ₂ lIP.	UDP or L2TPv3 Header Bundle no. $=$ Bundle Identifier/ OAM bundle num	Control Word Optional	Payload Type AAL1/HDLC/ OAM/RAW	ICRC-32
--	--	--	--	------------------------------------	--	---------

Figure 10-60. Format of TDMoMPLS Packet with VLAN Tag

Figure 10-61. Format of TDMoMEF Packet with VLAN Tag

Packets that pass the classification process are temporarily stored in the Rx FIFO. This FIFO is used to buffer momentary bursts from the network if the internal hardware is busy. The Rx arbiter transfers the packets from the Rx FIFO to the payload-types machines or to external SDRAM.

10.6.13.1 TDMoIP Port Number

The TDMoIP port_num1 and [TDMoIP_port_num2](#page-102-2) configuration fields are used by the block to identify UDP/IP TDMoIP packets. Although the chip has two of these fields, in most cases both fields should have the default value (0x085E) as assigned by IANA for TDM-over-Packet. The UDP source

Both values are compared against the UDP_SRC_PORT_NUM or the UDP_DST_PORT_NUM of incoming packets as specified by the [TDMoIP_port_num_loc](#page-101-2) field i[n Packet_classifier_cfg_reg3](#page-101-1) (see Table [10-30\)](#page-82-4).

Table 10-30. TDMoIP Port Number Comparison for TDMoIP Packet Classification

10.6.13.2 Bundle Identifier Location and Width

The block determines the packet bundle identifier and its width after determining the packet type.

Table 10-31. Bundle Identifier Location and Width

10.6.13.3 OAM Packet Identification

The block identifies OAM packets according to *one* of the following criteria:

- UDP/IP-specific OAM packets: Match between the packet's bundle identifier and one of the values (up to 8 different) configured in th[e OAM_Identification](#page-146-0) registers.
- VCCV OAM packets: Match between the packet's control word bits 31:16 and a 1 to 16 bit value specified by the combination of [VCCV_oam_mask_n](#page-104-0) and [VCCV_oam_value](#page-105-0) fields in [Packet_classifier_cfg_reg18.](#page-104-1) Such a match is taken into account only when [OAM_ID_in_CW=](#page-109-0)1 in th[e Bundle Configuration Tables.](#page-107-0)
- MEF OAM packets: Match between packet Ethertype and Mef oam ether type in register Packet classifier cfg_reg9.

10.6.13.4 VLAN Tag Identification

A VLAN tag is identified according to one of the following criteria:

- Tag protocol identifier $= 0x8100$
- Tag protocol identifier = [vlan_2nd_tag_identifier](#page-103-2) in [Packet_classifier_cfg_reg7](#page-102-5) (Created to support 0x9100 as a tag identifier)

10.6.13.5 Known Ethertypes

The block considers the following Ethertypes as known Ethertypes:

- IPv4 (0x800)
- IPv6 (0x86DD)
- MPLS unicast (0x8847)
- MPLS multicast (0x8848)
- ARP (0x806)
- MEF Ethertype as configured in [Mef_ether_type](#page-103-3) in [Packet_classifier_cfg_reg9](#page-103-1)
- MEF OAM Ethertype as configured in [Mef_oam_ether_type](#page-103-0) i[n Packet_classifier_cfg_reg9](#page-103-1)
- Specific Ethertype as configured in CPU dest ether type in Packet classifier cfg reg7

10.6.13.6 Received OAM Time-Stamping

For any received packet forwarded to the CPU (ETH \rightarrow CPU path) the third dword of the buffer descriptor holds the timestamp as latched by the block as the packet was received. This timestamp can be used by the CPU for network delays measurements. The timestamp is 1 μ s or 100 μ s as specified by the OAM timestamp resolution field in General cfg_reg0.

10.6.13.7 Neighbor Discovery (RFC 2461)

Where IPv4 has ARP, IPv6 has NDP, the neighbor discovery protocol. For the purposes of this discussion, NDP and ARP are very similar: one node sends out a request packet (called a *neighbor solicitation* in NDP), and the node it was looking for sends back a reply (*neighbor advertisement*) giving its link-layer address. NDP is part of ICMPv6, unlike ARP, which doesn't run over IP. NDP also uses multicast rather than broadcast packets.

For NDP (ICMPv6) packets to be forwarded to the CPU, [Discard_switch_4](#page-101-4) must be cleared.

10.6.13.8 Packet Payload Length Sanity Check

The packet classifier performs a sanity check between the payload length of the received packet and the AAL1/SAToP/CESoPSN bundle's configuration. Discarding packets that fail the sanity check can be disabled per bundle by setting Rx discard sanity fail=1 in the [Bundle Configuration Tables.](#page-107-0)

10.6.14 Packet Trailer Support

There are Ethernet switch chips that in some of their modes transmit packets with a trailer and expect the incoming packets to have a trailer. A trailer is an addition of several bytes at the end of the packet that helps the switch to decide about the incoming packet destination and to tag out-going packets.

When the device operates opposite such a switch, the trailer is supported in the following manner:

- Transmitted packets: A 1 to 12 byte trailer is added to all transmitted packets. The trailer contents that are stored in the packet buffer (immediately after the buffer descriptor starting from offset 0x8) may be varied per packet.
- Received packets: The trailer content is ignored. It is removed from packets destined to the payload-type machines and not transferred with packets destined to CPU.
- Trailer size is set for all transmitted/received packets in the Packet trailer length field in General cfg_reg0.

The structure of packets with trailer is illustrated in [Figure](#page-84-0) 10-62.

The CRC is calculated over all packet bytes including over the trailer bytes. The transmitted bytes counter and the received bytes counter (sectio[n 11.4.3.3\)](#page-118-0) do not count the trailer bytes.

10.6.15 Counters and Status Registers

For information about counters and registers in the TDMoP block, see section [11.4.](#page-92-0)

10.6.16 Connection Level Redundancy

The TDMoP block provides optional connection level redundancy for AAL1, SAToP and CESoPSN bundles. In the TDM-to-Ethernet direction, on a bundle basis, each packet may be transmitted once with certain headers, or twice, each time with different headers. When transmitted twice, the packets have the same payload, same control word and same RTP header (if used) but may have different packet headers (including layer 2, 3 and 4 headers).

For example, the chip can duplicate a bundle's packets on transmission where the only difference between the duplicated packets is their bundle number or their VLAN ID.

On the receive side, when two redundant streams use different bundle numbers, the chip can be configured to receive only the packets with the first bundle number or the packets with the second bundle number.

To enable this feature, CPU software must initialize the transmit buffers of a bundle with both headers. The second header must be located at offset 0x782 from start of the buffer and its length (in bytes) is indicated by the buffer descriptor [Hdr2_length](#page-68-0) field (not including the RTP header length neither the control word length). By changing the Protection mode configuration field of the bundle, the user can choose (per bundle) whether to transmit each of the packets once with the first or the second header, or twice, each time with a different header.

On the receive side, only the packets with their bundle number configured in the Rx bundle identifier field of a specific bundle, are forwarded. The CPU may change this value dynamically, in order to switch to the redundant connection at any time.

On the receive side, when both streams use the same bundle number, switching from one stream to another is almost seamless. No software intervention is needed as the payload-type machine discards the duplicated packets. During this process the end-to-end delay may change because of different route delays and 1–2 packet of packet loss may occur.

The destination MAC/IP (and/or VLAN) of the duplicated packets can be different as the chip supports more than one MAC/IP address in the packet classifier.

10.6.17 OAM Signaling

TDMoP bundles require a signaling mechanism to provide feedback regarding problems in the communications environment. In addition, such signaling can be used to collect statistics related to the performance of the underlying PSN. The OAM procedures detailed below are ICMP-like.

10.6.17.1 Connectivity Check Messages

In most conventional IP applications, a server sends some finite amount of information over the network after an explicit request from a client. With TDM-over-Packet, the source sends a continuous stream of packets towards the destination, without knowing whether the destination device is ready to accept them, leading to flooding of the PSN. The problem may occur when a TDM-over-Packet gateway fails or is disconnected from the PSN, or the bundle is broken. After an aging time, the destination gateway disappears from the routing tables, and intermediate routers may flood the network with the TDM-over-Packet traffic in an attempt to find a new path.

The solution to this problem is to significantly reduce the number of TDM-over-Packet packets transmitted per second when bundle failure is detected, and to return to full rate only when the bundle is restored. The detection of failure and restoration is made possible by the periodic exchange of one-way connectivity check messages. Connectivity is tested by periodically sending OAM messages from the source gateway to the destination gateway, and having the destination reply to each message.

The connectivity check mechanism can also be useful during setup and configuration. Without OAM signaling, one must ensure that the destination gateway is ready to receive packets before starting to send them. Since TDMover-Packet gateways operate full duplex, both must be set up and properly configured simultaneously to avoid flooding. By using the connectivity mechanism, a configured gateway waits until it can detect its destination before transmitting at full rate. In addition, errors in configuration can be readily discovered by using the service-specific field.

10.6.17.2 Performance Measurements

In addition to one-way connectivity, the OAM signaling mechanism can be used to request and report on various PSN metrics, such as one-way delay, round trip delay, packet delay variation, etc. It can also be used for remote diagnostics, and for unsolicited reporting of potential problems (e.g. dying gasp messages).

10.6.17.3 Processing OAM Packets

In the Ethernet-to-CPU direction, the device identifies OAM packets as described in section [10.6.13.3.](#page-82-0)

In the CPU-to-Ethernet direction the chip timestamps packets when the [Stamp](#page-68-1) field of the buffer descriptor field is set. The timestamp location in the packet is specified by the Ts offset buffer descriptor field. When the CPU transmits an OAM packet, the buffer descriptor must identify the packet as a non-TDMoP/MPLS packet (i.e. is not assigned to any bundle), as other packet types are not time-stamped in any case.

10.7 Global Resources

See the top-level block diagram in [Figure 6-1.](#page-13-0) Global resources in the device include CLAD1, CLAD2 and the CPU Interface block. These resources are configured in the global registers described in section [11.3.](#page-90-0) These registers also handle device identification, top-level mode configuration, I/O pin configuration, global resets, and top-level interrupts.

10.8 Per-Port Resources

See the top-level block diagram in [Figure 6-1.](#page-13-0) Each port is independently configured in the Port[n] cfg_reg register. In addition to E1 and T1 modes, a port can also be configured as a serial data port that can connect to a serial interface transceiver for V.35 or RS-530 support. This would usually be in a DCE application of some kind. The port can be configured for this mode by setting $Port[n]$ cfg_reg:Int_type=00.

The device also features one 10/100 Ethernet port that can be configured to have an MII, RMII or SSMII interface. The Ethernet port can work in half or full duplex mode and supports VLAN tagging and priority labeling according to 802.1p 802.1Q, including VLAN stacking. Section [11.4.16](#page-147-2) describes the Ethernet port.

10.9 Device Interrupts

The [H_INT](#page-25-0) pin indicates interrupt requests. The only source for interrupts in the DS34S10x devices is the TDMoP block (which includes the MAC). The TDMoPIM bit in [GTIMR](#page-91-0) must be set to 1 enable interrupts from the TDMoP block. The [Intpend](#page-140-0) register indicates the source(s) of interrupt(s) from the TDMoP block. If one of the Intpend bits is set, it can be cleared only by writing 1 to it. At reset, all [Intpend](#page-140-0) interrupts are disabled due to the [Intmask](#page-141-0) register default values. Writing 0 to an [Intmask](#page-141-0) bit enables the corresponding [Intpend](#page-140-0) interrupt.

The TDMoP interrupts indicated in the [Intpend](#page-140-0) register are of two types. The first type consists of interrupts generated by a single source. The second type consists of interrupts that can originate from any of several possible interrupt sources including the ETH_MAC, CW_bits_change, Rx_CAS_change, Tx_CAS_Change, and JB underrun interrupts.

The JBC underrun interrupts can be masked per timeslot by setting the appropriate bits in the [JBC_underrun_mask](#page-142-1) registers.

The Tx CAS change interrupts can be masked per timeslot by setting the appropriate bits in the Tx CAS change mask registers.

The CW bits change interrupts can be masked per bundle by setting the appropriate bits in the CW bits mask registers. In addition, the fields of the control word that cause an interrupt when changed (L, R, M, FRG) can be configured in the [CW_bits_change_mask](#page-144-0) register.

When an interrupt is indicated on H INT, the CPU should read the [Intpend](#page-140-0) register to identify the interrupt source and then proceed as follows:

If a bit in the [Intpend](#page-140-0) register is set and that interrupt is then masked, the device generates an interrupt immediately after the CPU clears the corresponding mask bit. To avoid this behavior, the CPU should clear the interrupt from the [Intpend](#page-140-0) register before clearing the mask bit.

11. Device Registers

11.1 Addressing

Device registers and memory can be accessed either 2 or 4 bytes at a time, as specified by configuration pin [DAT_32_16_N.](#page-24-0) In the 16-bit addressing mode, addresses are multiples of 2, while in 32-bit addressing, addresses are multiples of 4.

The prefix "0x" indicates hexadecimal (base 16) numbering, as does the suffix "h" (Example: 2FFh). Addresses are always indicated in hexadecimal format.

The byte order for both addressing modes is "big-endian" meaning the most significant byte has the lowest address. See byte order numbers in grey in [Figure](#page-88-0) 11-1 and [Figure](#page-88-1) 11-2.

Figure 11-1. 16-Bit Addressing

Figure 11-2. 32-Bit Addressing

Partial data elements (shorter than 16 or 32 bits) are always positioned from LSb to MSb with the rest of the bits left unused. Thus, the bit numbers of data elements shorter than 16 bits are identical for both addressing modes (see bits [12:0] in [Figure](#page-88-2) 11-3) and the CPU can access all bits by a single read/write.

Data elements 17 to 32 bits long need one read/write access in 32-bit addressing and two in 16-bit addressing. In [Figure](#page-89-0) 11-4, the 20-bit data element needs one 32-bit CPU access (bits [19:0]) and two 16-bit accesses (bits [15:0] and then [3:0]).

Rev: 032609 89 of 198

 $\overline{\mathbf{0}}$

Figure 11-4. Partial Data Elements (16 to 32 bits long)

SPI interface mode [\(H_CPU_SPI_N=](#page-24-1)0) always uses 32-bit addressing. See section [10.3.](#page-30-0)

11.2 Top-Level Memory Map

0 ADD 31

Table 11-1. Top-Level Memory Map

31 24 23 16 15 8 7 0

11.3 Global Registers

Functions contained in the global registers include device ID, CLAD configuration and top-level interrupt masking. The global register base address is 0[x108,000.](#page-89-1)

Table 11-2. Global Registers

GCR1 (Global Control Register) 0x00

GTRR (Global Transceiver Reset Register) 0x08

IDR (Identification Device Register) 0x0C

GTISR (Global Transceiver Interrupt Status Register) 0x10

GTIMR (Global Transceiver Interrupt Mask Register) 0x14

11.4 TDM-over-Packet Registers

The base address for the TDMoP registers is **0[x0](#page-89-2)**.

Table 11-3. TDMoP Memory Map

11.4.1 Configuration and Status Registers

The base address for the TDMoP configuration and status registers is **0[x0,000](#page-92-1)**.

Addr Offset	Register Name	Description	Page
0x00	General_cfg_reg0	General configuration register0	95
04	General_cfg_reg1	General configuration register1	96
08	General_cfg_reg2	General configuration register2	97
0C	Port1_cfg_reg	Port 1 configuration register	97
$\overline{10}$	Port2 cfg_reg	Port 2 configuration register	97
14	Port3 cfg reg	Port 3 configuration register	97
$\overline{18}$	Port4 cfg reg	Port 4 configuration register	97
1C	Port5 cfg reg	Port 5 configuration register	97
$\overline{20}$	Port6 cfg_reg	Port 6 configuration register	97
24	Port7 cfg_reg	Port 7 configuration register	97
$\overline{28}$	Port8_cfg_reg	Port 8 configuration register	97
$\overline{2C}$	Rst_reg	Reset register	100
30	TDM cond data reg	TDM AAL1/SAToP conditioning data register	101
34	ETH cond data reg	Ethernet AAL1/SAToP conditioning data register	101
$\overline{38}$	Packet classifier cfg reg0	Packet classifier configuration register0	101
3C	Packet classifier cfg reg1	Packet classifier configuration register1	101
40	Packet classifier cfg reg2	Packet classifier configuration register2	101
44	Packet classifier cfg reg3	Packet classifier configuration register3	102
48	Packet_classifier_cfg_reg4	Packet classifier configuration register4	103
4C	Packet classifier cfg reg5	Packet classifier configuration register5	103
50	Packet_classifier_cfg_reg6	Packet classifier configuration register6	103
$\overline{54}$	Packet classifier cfg reg7	Packet classifier configuration register7	103
$\overline{58}$	Packet classifier cfg reg8	Packet classifier configuration register8	104
5C	Packet_classifier_cfg_reg9	Packet classifier configuration register9	104
60	Packet classifier cfg reg10	Packet classifier configuration register10	104
64	Packet classifier cfg reg11	Packet classifier configuration register11	104
68	Packet classifier cfg reg12	Packet classifier configuration register12	104
6C	Packet_classifier_cfg_reg13	Packet classifier configuration register13	105
70	Packet_classifier_cfg_reg14	Packet classifier configuration register14	105
74	Packet classifier cfg reg15	Packet classifier configuration register15	105
78	Packet_classifier_cfg_reg16	Packet classifier configuration register16	105
$\overline{7C}$	Packet classifier cfg reg17	Packet classifier configuration register17	105
80	Packet classifier cfg reg18	Packet classifier configuration register18	105
D ₄	CPU rx arb max fifo level reg	Rx arbiter maximum FIFO level register	106

Table 11-4. TDMoP Configuration Registers

Table 11-5. TDMoP Status Registers

Addr Offset	Register Name	Description	Page
0xE0	General stat reg	General latched status register	107
E4	Version reg	TDMoP version register	107
E8	Port1_sticky_reg1	Port 1 latched status register	107
EC	Port1_sticky_reg2	Port 2 latched status register	107
F ₀	Port1 sticky reg3	Port 3 latched status register	107
F ₄	Port1 sticky reg4	Port 4 latched status register	107
F ₈	Port1_sticky_reg5	Port 5 latched status register	107
FC	Port1_sticky_reg6	Port 6 latched status register	107
100	Port1 sticky reg7	Port 7 latched status register	107
104	Port1 sticky reg8	Port 8 latched status register	107
108	Port1_status_reg1	Port 1 status bit register 1	108
10 ^C	Port1 status reg2	Port 1 status bit register 2	108

11.4.1.1 TDMoP Configuration Registers

General_cfg_reg0 0x00

General_cfg_reg1 0x04

General_cfg_reg2 0x08

In the [Port\[n\]_cfg_reg](#page-96-0) description below, the index **n** indicates port number: 1-8 for DS34S108, 1-4 for DS34S104, 1-2 for DS34S102, 1 only for DS34S101.

Port[n]_cfg_reg 0x08+n*4

Port[n]_cfg_reg 0x08+n*4

Port[n]_cfg_reg 0x08+n*4

Rst_reg 0x2C

The [TDM_cond_data_reg](#page-100-0) register below holds four octets to be transmitted as conditioning data in the TDM direction during jitter buffer underrun. This data applies to all bundle types.

TDM_cond_data_reg 0x30

The [ETH_cond_data_reg](#page-100-1) register below holds four octets to be transmitted as conditioning data towards the packet network (i.e. toward the Ethernet MAC) when no valid data is available from the TDM port. This applies only to AAL1 or SAToP/CESoPSN bundles. [Tx_cond_octet_type](#page-109-2) in the [Bundle Configuration Tables](#page-107-0) specifies which of these octets is used on a per-bundle basis.

ETH_cond_data_reg 0x34

Packet_classifier_cfg_reg0 0x38

Packet_classifier_cfg_reg1 0x3C

Packet_classifier_cfg_reg2 0x40

Packet classifier cfg reg3 0x44

Packet_classifier_cfg_reg4 0x48

Packet_classifier_cfg_reg5 0x4C

Packet_classifier_cfg_reg6 0x50

Packet_classifier_cfg_reg7 0x54

Packet classifier cfg reg7 0x54

Packet_classifier_cfg_reg12 0x68

Packet_classifier_cfg_reg13 0x6C

Packet_classifier_cfg_reg14 0x70

Packet_classifier_cfg_reg15 0x74

Packet_classifier_cfg_reg16 0x78

Packet_classifier_cfg_reg17 0x7C

Packet_classifier_cfg_reg18 0x80

Packet_classifier_cfg_reg18 0x80

CPU_rx_arb_max_fifo_level_reg 0xD4

11.4.1.2 TDMoP Status Registers

The General stat reg register has latched status registers that indicate hardware events. For each bit, the value 1 indicates that the event occurred. Writing 1 to a bit clears it to 0. Writing 0 to a bit does not change its value.

General_stat_reg 0xE0

Version_reg 0xE4

The [Port\[n\]_sticky_reg1](#page-106-2) register has latched status bits that indicate port hardware events. For each bit, the value 1 indicates that the event occurred. Writing 1 to a bit clears it to 0. Writing 0 to a bit does not change its value. The index **n** indicates port number: 1-8 for DS34S108, 1-4 for DS34S104, 1-2 for DS34S102, 1 only for DS34S101.

Port[n]_sticky_reg1 0xE4+n*4

The [Port\[n\]_stat_reg1](#page-107-4) register has real-time (not latched) status fields. The index **n** indicates port number: 1-8 for DS34S108, 1-4 for DS34S104, 1-2 for DS34S102, 1 only for DS34S101.

Port[n]_stat_reg1 0x100+n*8

The [Port\[n\]_stat_reg2](#page-107-5) register has real-time (not latched) status fields. The index **n** indicates port number: 1-8 for DS34S108, 1-4 for DS34S104, 1-2 for DS34S102, 1 only for DS34S101.

Port[n]_stat_reg2 0x104+n*8

11.4.2 Bundle Configuration Tables

The base address for the TDMoP bundle configuration tables is **0[x8,000](#page-92-3)**. Bundle configurations are 160 bits long and therefore span five 32-bit words. The least-significant 32-bit word of a bundle configuration is located at address offset $0x000 + B$ undleNumber x 4. The most-significant 32-bit word is located at address offset $0x400 +$ BundleNumber x 4. There are 64 bundles numbered 0 to 63. In the register descriptions in this section the index **n** indicates bundle number: 0 to 63.

Each bundle can be one of three different types: [AAL1,](#page-107-6) [HDLC](#page-110-0) or [SAToP/CESoPSN.](#page-112-0) Subsections [11.4.2.1](#page-107-6) through [11.4.2.3](#page-112-0) describe the bundle configuration fields for each of the four types. Some fields are common to two or more of the bundle types. The payload type is specified in the Payload type machine field, bits 21:20 of xxxx_Bundle[n]_cfg[63:32].

11.4.2.1 AAL1 Bundle Configuration

In the register descriptions below, the index **n** indicates the bundle number: 0 to 63.

AAL1_Bundle[n]_cfg[63:32] 0x100+n*4

AAL1_Bundle[n]_cfg[95:64] 0x200+n*4

AAL1_Bundle[n]_cfg[95:64] 0x200+n*4

AAL1_Bundle[n]_cfg[127:96] 0x300+n*4

AAL1_Bundle[n]_cfg[127:96] 0x300+n*4

AAL1_Bundle[n]_cfg[159:128] 0x400+n*4

11.4.2.2 HDLC Bundle Configuration

In the register descriptions below, the index **n** indicates the bundle number: 0 to 63.

HDLC_Bundle[n]_cfg[31:0] 0x000+n*4

HDLC_Bundle[n]_cfg[63:32] 0x100+n*4

HDLC_Bundle[n]_cfg[95:64] 0x200+n*4

HDLC_Bundle[n]_cfg[127:96] 0x300+n*4

HDLC_Bundle[n]_cfg[127:96] 0x300+n*4

HDLC_Bundle[n]_cfg[159:128] 0x400+n*4

11.4.2.3 SAToP/CESoPSN Bundle Configuration

In the register descriptions below, the index **n** indicates bundle number: 0 to 63.

SAToP/CESoPSN_Bundle[n]_cfg[31:0] 0x000+n*4

SAToP/CESoPSN_Bundle[n]_cfg[63:32] 0x100+n*4

SAToP/CESoPSN_Bundle[n]_cfg[63:32] 0x100+n*4

SAToP/CESoPSN_Bundle[n]_cfg[95:64] 0x200+n*4

SAToP/CESoPSN_Bundle[n]_cfg[95:64] 0x200+n*4

SAToP/CESoPSN_Bundle[n]_cfg[127:96] 0x300+n*4

SAToP/CESoPSN_Bundle[n]_cfg[127:96] 0x300+n*4

SAToP/CESoPSN_Bundle[n]_cfg[159:128] 0x400+n*4

11.4.3 Counters

Each counter can be read from two different addresses. Reading from the first address—**0[x10,000](#page-92-0)** + offset—does not affect the counter value. Reading from the second address—**0x11,000** + offset—causes the counter to be cleared after it is read.

Table 11-6. Counters Types

When reading from counters wider than 16 bits in 16-bit mode, use the following procedure:

- 1. Read from address 2, i.e. [H_AD\[](#page-24-0)1]=1. All 32 bits are internally latched and bits 15:0 are output on [H_D\[](#page-24-1)15:0].
- 2. Read from address 0, i.e. H AD [1]=0. Bits 31:16 are output on H D[15:0].

11.4.3.1 Per Bundle Counters

In the register descriptions in this section, the index **n** indicates the bundle number: 0 to 63.

Ethernet Rx Good Packets Counter 0x000+n*4

Ethernet Tx Good Packets Counter 0x200+n*4

Ethernet Rx Lost/Jump Event Packets Counter 0x300+n*4

__ DS34S101, DS34S102, DS34S104, DS34S108

Ethernet Rx AAL1 Lost Cells / Rx SAToP/CESoPSN Discarded Packets Counter 0x400+n*4

TDM Tx HDLC Frames with Error Counter 0x500+n*4

TDM Tx HDLC Good Frames Counter 0x600+n*4

TDM Rx SAToP/CESoPSN Reordered Packets / HDLC/AAL1 Packet SN Error Outside Window Counter 0x100+n*4

11.4.3.2 Per Jitter Buffer Index Counters

In the register description in this section, the index **n** indicates the jitter buffer number: 0 to 255.

Jitter Buffer Underrun/Overrun Events Counter 0x800+n*4

11.4.3.3 General Counters

Received Ethernet Bytes Counter 0xE00

Transmitted Ethernet Bytes Counter 0xE04

Classified Packets Counter 0xE08

Received IP Checksum Errors Counter 0xE0C

11.4.4 Status Tables

The TDMoP status tables hold indications of hardware events. Except where noted, these are latched status bits. For each bit, the value 1 indicates that the event occurred. A bit set to 1 maintains its value unless the host CPU changes it. Writing 1 to a bit clears it to 0. Writing 0 to a bit does not change its value. The base address for the TDMoP status tables is **0[x12,000](#page-92-1)**.

11.4.4.1 Per Bundle Status Tables

In the register descriptions in this section, the index **n** indicates the bundle number: 0 to 63.

Tx Payload Type Machine Status 0x200+n*4

Tx Payload Type Machine Status 0x200+n*4

Tx Buffers Status 0x400+n*4

Packet Classifier Status 0x600+n*4

11.4.4.2 Per JBC Index Tables

In the register descriptions in this section, the index **n** indicates the jitter buffer number: 0 to 255.

Rx JBC Status 0xC00+n*4

11.4.5 Timeslot Assignment Tables

Each port has two banks of timeslot assignment (TSA) tables, bank 1 and bank 2. While one bank is actively used by the TDMoP block, the other bank can be written by the CPU. The active bank for the port is specified by the TSA act blk field in the Port[n] cfg_reg register.

The base address for the TDMoP status tables is **0[x18,000](#page-92-2)**. From this base address:

- Bank 1 TSA tables are located at offset **0x000** for ports 1 to 4 and **0x400** for ports 5 to 8.
- Bank 2 TSA tables are located at offset **0x200** for ports 1 to 4 and **0x600** for ports 5 to 8.

In the register descriptions in this section, the index **port** indicates the port number: 1-8 for DS34S108, 1-4 for DS34S104, 1-2 for DS34S102, 1 only for DS34S101. The index **ts** is the timeslot number: 0 to 31.

Bank1 Timeslot Assignment Registers Ports 1 to 4: 0x000+(port-1)*0x80+ts*4

__ DS34S101, DS34S102, DS34S104, DS34S108

Ports 5 to 8: 0x400+(port-5)*0x80+ts*4

Bank2 Timeslot Assignment Registers

**Ports 1 to 4: 0x200+(port-1)*0x80+ts*4
Ports 5 to 8: 0x600+(port-5)*0x80+ts*4**

11.4.6 CPU Queues

The pools and queue referred to in this section are shown in the block diagram in [Figure](#page-66-0) 10-49. Whenever a queue or pool level exceeds the associated threshold register, a latched status bit is set in the CPU Queues change register which generates an interrupt unless masked by the associated mask bit in the CPU Queues mask register.

In this section the address offsets in parentheses apply when the CPU data bus is 16 bits wide (pin [DAT_32_16_N=](#page-24-2)0). The base address for the TDMoP CPU queues is **0[x20,000](#page-92-3)**.

Table 11-7. CPU Queues

11.4.6.1 TDM-to-CPU Pool

TDM_to_CPU_pool_insert 0x00 (0x02)

TDM_to_CPU_pool_level 0x04 (0x06)

TDM_to_CPU_pool_thresh 0x08 (0x0A)

11.4.6.2 TDM-to-CPU Queue

TDM_to_CPU_q_read 0x0C (0x0E)

TDM_to_CPU_q_level 0x10 (0x12)

TDM_to_CPU_q_thresh 0x14 (0x16)

11.4.6.3 CPU-to-ETH Queue

CPU_to_ETH_q_insert 0x18 (0x1A)

CPU_to_ETH_q_level 0x1C (0x1E)

CPU_to_ETH_q_thresh 0x20 (0x22)

11.4.6.4 ETH-to-CPU Pool

ETH_to_CPU_pool_insert 0x24 (0x26)

ETH to CPU pool level 0x28 (0x2A)

ETH_to_CPU_pool_thresh 0x2C (0x2E)

11.4.6.5 ETH- to-CPU Queue

ETH_to_CPU_q_read 0x30 (0x32)

ETH_to_CPU_q_level 0x34 (0x36)

ETH_to_CPU_q_thresh 0x38 (0x3A)

11.4.6.6 CPU-to-TDM Queue

CPU_to_TDM_q_insert 0x54 (0x56)

CPU_to_TDM_q_level 0x58 (0x5A)

CPU_to_TDM_q_thresh 0x5C (0x5E)

CPU_to_TDM_q_thresh 0x5C (0x5E)

11.4.6.7 Tx Return Queue

Tx_return_q_level 0x64 (0x62)

Tx_return_q_thresh 0x68 (0x6A)

11.4.6.8 Rx Return Queue

Rx_return_q_read 0x6C (0x6E)

Rx_return_q_level 0x70 (0x72)

Rx_return_q_thresh 0x74 (0x76)

11.4.7 Transmit Buffers Pool

The base address for the TDMoP transmit buffers pool is **0[x28,000](#page-92-4)**. See section [10.6.11.7](#page-69-0) for details.

11.4.7.1 Per-Bundle Head Pointers

In the register descriptions in this section, the index **n** indicates the bundle number: 0 to 63.

The RAM should be initialized by CPU software to hold the heads of the linked lists for all open bundles. See section [10.6.11.7.](#page-69-0)

Per-Bundle Head[n] 0x800+n*4

11.4.7.2 Per-Buffer Next-Buffer Pointers

A pointer to the next buffer in the linked list.

In the register descriptions in this section, the index **n** indicates the buffer number: 0 to 511.

The RAM should be initialized by CPU software to hold the linked lists for all the bundles. See section [10.6.11.7.](#page-69-0)

Per Buffer Next Buffer[n] 0x000+n*4

11.4.8 Jitter Buffer Control

The base address for the TDMoP jitter buffer control is **0[x30,000](#page-92-5)**.

In the register descriptions in this section, the index **port** indicates port number: 1-8 for DS34T108, 1-4 for DS34T104, 1-2 for DS34T102, 1 only for DS34T101. The index **ts** indicates timeslot number: 0 to 31. The index **n** indicates the bundle number: 0 to 63. See section [10.6.10](#page-62-0) for more information.

Table 11-8. Jitter Buffer Status Tables

Note 1: In high speed mode, Hs_status_and_level and Hs_min_and_max_level reside in Status_and level0 and Min and max level0 registers, respectively.

Note 2: The CPU should never try to read [Min_and_max_level](#page-130-0) from an HDLC bundle. When the CPU performs an access to these registers, it causes some bits to be changed – bits that are used for other purposes in HDLC bundles and thus may cause severe problems.

Table 11-9. Bundle Timeslot Tables

Addr Offset	Register Name	Description	Page
0xF00	Bundle ts0	Assigned timeslots in bundle 0	130
0xF00+n*4	Bundle ts[n]	Assigned timeslots in bundle n	130
0xFFC	Bundle ts63	Assigned timeslots in bundle 63	130

11.4.8.1 Status_and_level Registers

The status and level registers have different fields depending on the bundle type: [HDLC,](#page-107-1) Structured AAL1/CESoPSN, [Unstructured AAL1/SAToP](#page-110-0) or [High Speed AAL1/SAToP.](#page-130-1) The subsections below describe the status_and_level register fields for each type. In the register descriptions in this section, the index **port** indicates port number: 1-8 for DS34T108, 1-4 for DS34T104, 1-2 for DS34T102, 1 only for DS34T101. The index **ts** indicates timeslot number: 0 to 31.

11.4.8.1.1 HDLC

Status_and_level (port-1)*0x100+ts*8

11.4.8.1.2 Structured AAL1/CESoPSN

Status_and_level (port-1)*0x100+ts*8

11.4.8.1.3 Unstructured AAL1/SAToP

11.4.8.1.4 High Speed AAL1/SAToP

Status_and_level 0x000

11.4.8.2 Min_and_max_level

In the register descriptions in this section, the index **port** indicates port number: 1-8 for DS34T108, 1-4 for DS34T104, 1-2 for DS34T102, 1 only for DS34T101. The index **ts** indicates timeslot number: 0 to 31..

11.4.8.2.1 Structured AAL1/CESoPSN

Min_and_max_level (port-1)*0x100+ts*8+4

Min_and_max_level (port-1)*0x100+ts*8+4

11.4.8.2.2 Unstructured AAL1/SAToP

Min_and_max_level (port-1)*0x100+4

11.4.8.2.3 High Speed AAL1/SAToP

Min_and_max_level 0x004

11.4.8.3 Bundle Timeslot Registers

In this section, the index **n** indicates the bundle number: 0 to 63.

Bundle_ts[n] 0xF00+n*4

11.4.9 Transmit Software CAS

The base address for the TDMoP transmit software CAS register space is **0[x38,000](#page-92-6)**. For the CAS information transmitted in packets in the TDM-to-Ethernet direction, the CAS signaling information stored in these registers can be used instead of CAS bits coming into the TDMoP block on the TDMn_RSIG_RTS signals. This is configured on a per-bundle basis using the Tx CAS source field in the [Bundle Configuration Tables.](#page-107-2) In the register descriptions in this section, the index **port** indicates port number: 1-8 for DS34S108, 1-4 for DS34S104, 1-2 for DS34S102, 1 only for DS34S101.

Table 11-10. Transmit Software CAS Registers

__ DS34S101, DS34S102, DS34S104, DS34S108

Tx_SW_CAS_TS7_TS0 0x000+(port-1)*0x10

Tx_SW_CAS_TS15_TS8 0x004+(port-1)*0x10

Tx_SW_CAS_TS23_TS16 0x008+(port-1)*0x10

Tx_SW_CAS_TS31_TS24 0x00C+(port-1)*0x10

11.4.10 Receive Line CAS

The base address for the TDMoP Rx line CAS register space is **0[x40,000](#page-92-7)**. These read-only registers allow the CPU to examine the state of the CAS signaling recovered from received packets and transmitted out of the TDMoP block on the TDMn_TSIG signals. See section [10.6.5.2](#page-51-0) for more details. When Rx line CAS bits change, an interrupt is generated. The Rx CAS change registers in the [Interrupt Controller](#page-139-0) indicate which timeslots have changed CAS bits.

In the register descriptions in this section, the index **port** indicates port number: 1-8 for DS34S108, 1-4 for DS34S104, 1-2 for DS34S102, 1 only for DS34S101. The index **ts** indicates timeslot number: 0 to 31.

Table 11-11. Receive Line CAS Registers

Rx_Line_CAS 0x000+(port-1)*0x80+ts*4

11.4.11 Clock Recovery

The base address for the TDMoP clock recovery register space is **0[x48,000](#page-92-8)**. Most of the registers in this section of the TDMoP block are not documented. The HAL (Hardware Abstraction Layer) software manages these registers.

In the register descriptions in this section, the index **port** indicates port number: 1-8 for DS34S108, 1-4 for DS34S104, 1-2 for DS34S102, 1 only for DS34S101.

Addr Offset	Register Name	Description	Page
Port 1			
0x0000	Control Word P1	Port1 clock recovery control bits	137
0x0004-00A0	Clk_recovery_cfg_reg1-40	Port1 clock recovery configuration registers (not documented)	---
Port 2			
0x0400	Control Word P2	Port2 clock recovery control bits	137
0x0404-04A0	Clk_recovery_cfg_reg1-40	Port2 clock recovery configuration registers (not documented)	---
Port ₃			
0x0800	Control Word P3	Port3 clock recovery control bits	137
0x0804-08A0	Clk recovery cfg reg1-40	Port3 clock recovery configuration registers (not documented)	---
Port 4			
0x0C00	Control Word P4	Port4 clock recovery control bits	137
0x0C04-0CA0	Clk_recovery_cfg_reg1-40	Port4 clock recovery configuration registers (not documented)	---
Port 5			
0x1000	Control Word P5	Port5 clock recovery control bits	137
0x1004-10A0	Clk recovery cfg reg1-40	Port5 clock recovery configuration registers (not documented)	---
Port 6			
0x1400	Control Word P6	Port6 clock recovery control bits	137
0x1404-14A0	Clk recovery cfg reg1-40	Port6 clock recovery configuration registers (not documented)	---
Port 7			
0x1800	Control Word P7	Port7 clock recovery control bits	137
0x1804-18A0	Clk_recovery_cfg_reg1-40	Port7 clock recovery configuration registers (not documented)	---
Port 8			
0x1C00	Control Word P8	Port8 clock recovery control bits	137
0x1C04-1CA0	Clk_recovery_cfg_reg1-40	Port8 clock recovery configuration registers (not documented)	---

Table 11-12. Clock Recovery Registers

When using the clock recovery mechanism of a certain port, its [Rx_PDVT](#page-109-0) parameter in the bundle configuration must also be configured.

Clk_Recovery_Control_Word 0x000+(port-1)*0x400

Bits	Data Element Name	R/W	Reset Value	Description
[31:1]	Reserved	$\overline{}$	0x0	Set according to the HAL function
[0]	System Reset	W/O	0x0	$=$ Reset the clock recovery system

11.4.12 Receive SW Conditioning Octet Select

The base address for the TDMoP Rx software conditioning octet select register space is **0[x50,000](#page-92-9)**. These registers specify which of four conditioning bytes [\(TDM_cond_octet_a](#page-100-1) through [TDM_cond_octet_d](#page-100-2) in [TDM_cond_data_reg\)](#page-100-3) the TDMoP block transmits on the TDMn_TX signals during an unassigned timeslot. The specified value is also the conditioning octet that is inserted into the jitter buffer for lost packet compensation.

In the register descriptions in this section, the index **port** indicates port number: 1-8 for DS34S108, 1-4 for DS34S104, 1-2 for DS34S102, 1 only for DS34S101. The index **ts** indicates timeslot number: 0 to 31.

Addr Offset	Register Name	Description	Page
Port 1			
0x000	Rx SW cond TS0	Rx software conditioning for timeslot 0 for Port 1	138
0x000+ts*4	Rx SW cond TS[ts]	Rx software conditioning for timeslot ts for Port 1	138
0x07C	Rx SW cond TS31	Rx software conditioning for timeslot 31 for Port 1	138
Port ₂			
0x080	Rx_SW_cond_TS0	Rx software conditioning for timeslot 0 for Port 2	138
0x080+ts*4	Rx_SW_cond_TS[ts]	Rx software conditioning for timeslot ts for Port 2	138
0x0FC	Rx SW cond TS31	Rx software conditioning for timeslot 31 for Port 2	138
Port ₃			
0x100	Rx SW cond T _{S0}	Rx software conditioning for timeslot 0 for Port 3	138
0x100+ts*4	Rx_SW_cond_TS[ts]	Rx software conditioning for timeslot ts for Port 3	138
0x17C	Rx SW cond TS31	Rx software conditioning for timeslot 31 for Port 3	138
Port 4			
0x180	Rx SW cond TS0	Rx software conditioning for timeslot 0 for Port 4	138
$0x180+ts*4$	Rx_SW_cond_TS[ts]	Rx software conditioning for timeslot ts for Port 4	138
0x1FC	Rx SW cond TS31	Rx software conditioning for timeslot 31 for Port 4	138
Port 5			
0x200	Rx SW cond TS0	Rx software conditioning for timeslot 0 for Port 5	138
0x200+ts*4	Rx SW cond TS[ts]	Rx software conditioning for timeslot ts for Port 5	138
0x27C	Rx SW cond TS31	Rx software conditioning for timeslot 31 for Port 5	138
Port 6			
0x280	Rx SW cond TS0	Rx software conditioning for timeslot 0 for Port 6	138
0x280+ts*4	Rx_SW_cond_TS[ts]	Rx software conditioning for timeslot ts for Port 6	138
0x2FC	Rx SW cond TS31	Rx software conditioning for timeslot 31 for Port 6	138
Port 7			
0x300	Rx SW cond T _{S0}	Rx software conditioning for timeslot 0 for Port 7	138
0x300+ts*4	Rx_SW_cond_TS[ts]	Rx software conditioning for timeslot ts for Port 7	138
0x37C	Rx SW cond TS31	Rx software conditioning for timeslot 31 for Port 7	138
Port 8			
0x380	Rx SW cond TS0	Rx software conditioning for timeslot 0 for Port 8	138
0x380+ts*4	Rx_SW_cond_TS[ts]	Rx software conditioning for timeslot ts for Port 8	138
0x3FC	Rx SW cond TS31	Rx software conditioning for timeslot 31 for Port 8	138

Table 11-13. Receive SW Conditioning Octet Select Registers

Rx_SW_cond 0x000+(port-1)*0x80+ts*4

11.4.13 Receive SW CAS

The base address for the TDMoP Rx software CAS register space is **0[x58,000](#page-92-10)**. These registers specify the CAS signaling bits the TDMoP block transmits on the TDMn_TSIG signals during unassigned timeslots and during timeslots where CAS is not assigned. See section [10.6.5.2](#page-51-0) for more details.

In the register descriptions in this section, the index **port** indicates port number: 1-8 for DS34S108, 1-4 for DS34S104, 1-2 for DS34S102, 1 only for DS34S101. The index **ts** indicates timeslot number: 0 to 31.

Addr Offset	Register Name	Description	Page
Port 1			
0x000	Rx SW CAS TS0	Rx software conditioning for timeslot 0 for Port 1	139
0x000+ts*4	Rx_SW_CAS_TS[ts]	Rx software conditioning for timeslot ts for Port 1	139
0x07C	Rx SW CAS TS31	Rx software conditioning for timeslot 31 for Port 1	139
Port 2			
0x080	Rx SW CAS TS0	Rx software conditioning for timeslot 0 for Port 2	139
0x080+ts*4	Rx_SW_CAS_TS[ts]	Rx software conditioning for timeslot ts for Port 2	139
0x0FC	Rx SW CAS TS31	Rx software conditioning for timeslot 31 for Port 2	139
Port 3			
0x100	Rx SW CAS TS0	Rx software conditioning for timeslot 0 for Port 3	139
0x100+ts*4	Rx_SW_CAS_TS[ts]	Rx software conditioning for timeslot ts for Port 3	139
0x17C	Rx SW CAS TS31	Rx software conditioning for timeslot 31 for Port 3	139
Port 4			
0x180	Rx SW CAS TS0	Rx software conditioning for timeslot 0 for Port 4	139
0x180+ts*4	Rx SW CAS TS[ts]	Rx software conditioning for timeslot ts for Port 4	139
0x1FC	Rx SW CAS TS31	Rx software conditioning for timeslot 31 for Port 4	139
Port 5			
0x200	Rx SW CAS TS0	Rx software conditioning for timeslot 0 for Port 5	139
$0x200+ts*4$	Rx_SW_CAS_TS[ts]	Rx software conditioning for timeslot ts for Port 5	139
0x27C	Rx SW CAS TS31	Rx software conditioning for timeslot 31 for Port 5	139
Port 6			
0x280	Rx SW CAS TS0	Rx software conditioning for timeslot 0 for Port 6	139
0x280+ts*4	Rx_SW_CAS_TS[ts]	Rx software conditioning for timeslot ts for Port 6	139
0x2FC	Rx SW CAS TS31	Rx software conditioning for timeslot 31 for Port 6	139
Port 7			
0x300	Rx SW CAS TS0	Rx software conditioning for timeslot 0 for Port 7	139
0x300+ts*4	Rx SW CAS TS[ts]	Rx software conditioning for timeslot ts for Port 7	139
0x37C	Rx SW CAS TS31	Rx software conditioning for timeslot 31 for Port 7	139
Port 8			
0x380	Rx SW CAS TS0	Rx software conditioning for timeslot 0 for Port 8	139
0x380+ts*4	Rx SW CAS TS[ts]	Rx software conditioning for timeslot ts for Port 8	139
0x3FC	Rx SW CAS TS31	Rx software conditioning for timeslot 31 for Port 8	139

Table 11-14. Receive SW CAS Registers

Rx_SW_CAS 0x000+(port-1)*0x80+ts*4

11.4.14 Interrupt Controller

The base address for the interrupt controller register space is **0[x68,000](#page-92-11)**.

The [Intpend](#page-140-0) register and the "change" registers listed below have latched status bits that indicate various TDMoP hardware events. For each bit, the value $\overline{1}$ indicates that the event occurred. Writing 1 to a bit clears it to 0. Writing 0 to a bit does not change its value.

The [Intmask](#page-141-0) register and the other "mask" registers listed below have an interrupt mask bit corresponding to each bit in the associated "change" register. Each mask bit masks the interrupt when set to 1 and does not mask the interrupt when set to 0.

The [Intpend](#page-140-0) register is the master interrupt status register. "Change" bits in [Intpend](#page-140-0) indicate that one or more events of a specific type have occurred. More details about which ports or bundles had that type of event can be found by reading the change register(s) for that event type.

In the register descriptions in this section, the index **port** indicates port number: 1-8 for DS34S108, 1-4 for DS34S104, 1-2 for DS34S102, 1 only for DS34S101.

Table 11-15. Interrupt Controller Registers

Intpend 0x000

Intpend 0x000

Intmask 0x004

__ DS34S101, DS34S102, DS34S104, DS34S108

Intmask 0x004

Rx_CAS_change 0x40+(port-1)*4

JBC_underrun 0x80+(port-1)*4

JBC_underrun_mask 0x84+(port-1)*8

Tx_CAS_change 0xC0+(port-1)*8

Tx_CAS_change_mask 0xC4+(port-1)*8

RTS_change 0x100

RTS_mask 0x104

CW_bits_change_low_bundles 0x140

CW_bits_mask_low_bundles 0x144

CW_bits_mask_low_bundles 0x144

CW_bits_change_high_bundles 0x148

CW_bits_mask_high_bundles 0x14C

CW_bits_change_mask 0x180

CPU_Queues_change 0x1C0

CPU_Queues_mask 0x1C4

11.4.15 Packet Classifier

The base address for the packet classifier register space is **0[x70,000](#page-92-0)**. In the register descriptions in this section the index **n** indicates register number: 1 to 8. These registers can store eight possible OAM bundle numbers.

Addr Offset	Register Name	Description	Page
0x000	OAM Identification1	1st Identification for control packets	147
0x004	OAM Identification2	2nd Identification for control packets	147
0x008	OAM Identification3	3rd Identification for control packets	147
0x00C	OAM Identification4	4th Identification for control packets	147
0x010	OAM Identification5	5th Identification for control packets	147
0x014	OAM Identification6	6th Identification for control packets	147
0x018	OAM Identification7	7th Identification for control packets	147
0x01C	OAM Identification8	8th Identification for control packets	147
0x080	OAM Identification Validity1	1st Identification validity for control packets	147
0x084	OAM Identification Validity2	2nd Identification validity for control packets	147
0x088	OAM Identification Validity3	3rd Identification validity for control packets	147
0x08C	OAM Identification Validity4	4th Identification validity for control packets	147
0x090	OAM Identification Validity5	5th Identification validity for control packets	147
0x094	OAM Identification Validity6	6th Identification validity for control packets	147
0x098	OAM Identification Validity7	7th Identification validity for control packets	147
0x09C	OAM Identification Validity8	8th Identification validity for control packets	147

Table 11-16. Packet Classifier OAM Identification Registers

OAM_Identification[n] 0x000+(n-1)*4

OAM_Identification_validity[n] 0x080+(n-1)*4

11.4.16 Ethernet MAC

The base address for the Ethernet MAC register space is **0[x72,000](#page-92-1)**.

Configuration and status registers are listed in subsection [11.4.16.1.](#page-147-0) Counters are listed in subsection [11.4.16.2.](#page-152-0)

11.4.16.1 Ethernet MAC Configuration and Status Registers

Table 11-17. Ethernet MAC Registers

When reading from Ethernet MAC data elements wider than 16 bits in 16-bit mode, use the following procedure:

- 1. Read from address 2, i.e. H AD[1]=1. All 32 bits are internally latched and bits 15:0 are output on [H_D\[](#page-24-1)15:0].
- 2. Read from address 0, i.e. H AD [1]=0. Bits 31:16 are output on H $D[15:0]$.

When writing to Ethernet MAC data elements wider than 16 bits in 16-bit mode, use the following procedure:

- 1. Write to address 2, i.e. [H_AD\[](#page-24-0)1]=1. Bits 15:0 are internally latched but not written to the register yet.
- 2. Write to address 0, i.e. [H_AD](#page-24-0) [1]=0. All 32 bits are written to the register. Bits 31:16 on [H_D\[](#page-24-1)15:0] are written to address 0. Bits 15:0 in the internal latch are written to address 2.

MAC_network_control 0x000

MAC_network_control 0x000

MAC_network_configuration 0x004

MAC_network_status 0x008

MAC_transmit_status 0x014

The MAC generates a single interrupt, the [ETH_MAC](#page-140-0) bit in the [Intpend](#page-140-1) register. The [MAC_interrupt_status](#page-149-2) register below indicates the source of this interrupt. For test purposes each bit can be set or reset by directly writing to this register regardless of the state of the mask register. Otherwise the corresponding bit in the MAC interrupt mask register must be cleared for a bit to be set in the [MAC_interrupt_status](#page-149-2) register. All bits are reset to zero on read. If any bit is set in the MAC interrupt status register, the [ETH_MAC](#page-140-0) bit is asserted.

At reset all MAC interrupts are disabled. Writing a one to the relevant bit location in the MAC interrupt enable register below enables the associated interrupt. Writing a one to the relevant bit location in the [MAC_interrupt_disable](#page-150-0) register below disables the associated interrupt. [MAC_interrupt_enable](#page-149-3) and MAC interrupt disable are not registers but merely mechanisms for setting and clearing bits in the read-only [MAC_interrupt_mask](#page-150-1) register.

MAC_interrupt_status 0x024

MAC_interrupt_enable 0x028

MAC_interrupt_enable 0x028

MAC_interrupt_disable 0x02C

MAC_interrupt_mask 0x030

The [MAC_PHY_maintenance](#page-151-1) register below enables the MAC to communicate with a PHY by means of the [MDIO](#page-23-1) interface. It is used during auto negotiation to ensure that the MAC and the PHY are configured for the same speed and duplex configuration.

The PHY maintenance register is implemented as a shift register. Writing to the register starts a shift operation which is signaled as complete when the PHY access has completed bit is set in the MAC network status register (about 2000 CLK SYS cycles later). An interrupt is generated as this bit is set. During this time, the MSB of the register is output on the [MDIO](#page-23-1) pin and the LSB is updated from the MDIO pin with each [MDC](#page-23-2) cycle. In this way a PHY management packet is transmitted on MDIO. See Section 22.2.4.5 of the IEEE 802.3 standard. Reading during the shift operation (not recommended) returns the current contents of the shift register.

At the end of the shift operation, the bits have shifted back to their original locations. For a read operation, the data bits are updated with data read from the PHY. It is important to write the correct values to the register to ensure a valid PHY management packet is produced.

MAC_PHY_maintenance 0x034

MAC_pause_time 0x038

MAC_specific_address_lower 0x098

MAC_specific_address_upper 0x09C

MAC_transmit_paulse_quantum 0x0BC

PHY_SMII_status 0x0C0

11.4.16.2 Ethernet MAC Counters

Table 11-18. Ethernet MAC Counters

These counters stick at their maximum value and do not roll over. They also reset to zero when read and therefore should be read frequently enough to prevent loss of data. The Rx counters are only incremented when the [Rx_enable](#page-148-1) bit is set in the [MAC_network_control](#page-151-0) register.

experiencing between two and fifteen collisions prior to being successfully transmitted, i.e. no underrun and not

Pause_packets_Rxd_OK 0x03C

Packets_Rxd_OK 0x04C

too many retries.

Packet_check_sequence_errors 0x050

Alignment_errors 0x054

Deferred_transmission_packets 0x058

Late_collisions 0x05C

Excessive_collisions 0x060

Transmit_underrun_errors 0x064

Carrier_sense_errors 0x068

Rx_symbol_errors 0x074

Excessive_length_errors 0x078

Rx_jabbers 0x07C

Undersize_packets 0x080

SQE_test_errors 0x084

Transmitted_pause_packets 0x08C

12. JTAG Information

For the latest JTAG model, search under [http://www.maxim-ic.com/tools/bsdl/.](http://www.maxim-ic.com/tools/bsdl/)

JTAG Description

The device supports the standard instruction codes SAMPLE/PRELOAD, BYPASS, and EXTEST. Optional public instructions included are HIGHZ, CLAMP and IDCODE. See [Figure 12-1](#page-157-0) for a block diagram. The device contains the following items which meet the requirements set by the IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture:

Test Access Port (TAP) TAP Controller

Instruction Register
Superinten Bypass Register Instruction Register
Boundary Scan Register

Device Identification Register

The Test Access Port has the necessary interface pins, namely [JTCLK,](#page-26-0) [JTRST_N,](#page-26-1) [JTDI,](#page-26-2) [JTDO,](#page-26-3) and [JTMS.](#page-26-4) Details on these pins can be found in [Table 9-7.](#page-26-5) Details on the Boundary Scan Architecture and the Test Access Port can be found in IEEE 1149.1-1990, IEEE 1149.1a-1993, and IEEE 1149.1b-1994.

Figure 12-1. JTAG Block Diagram

JTAG TAP Controller State Machine Description

This section covers the details on the operation of the Test Access Port (TAP) Controller State Machine. See [Figure 12-2](#page-158-0) for details on each of the states described below. The TAP controller is a finite state machine which responds to the logic level at [JTMS](#page-26-4) on the rising edge of [JTCLK.](#page-26-0)

Figure 12-2. JTAG TAP Controller State Machine

Test-Logic-Reset. Upon power-up of the device, the TAP controller starts in the Test-Logic-Reset state. The Instruction Register contains the IDCODE instruction. All system logic on the device operates normally.

Run-Test-Idle. Run-Test-Idle is used between scan operations or during specific tests. The Instruction Register and Test Register remain idle.

Select-DR-Scan. All test registers retain their previous state. With [JTMS](#page-26-4) low, a rising edge of [JTCLK](#page-26-0) moves the controller into the Capture-DR state and initiates a scan sequence. [JTMS](#page-26-4) high moves the controller to the Select-IR-SCAN state.

Capture-DR. Data may be parallel loaded into the Test Data registers selected by the current instruction. If the instruction does not call for a parallel load or the selected register does not allow parallel loads, the Test Register remains at its current value. On the rising edge of [JTCLK,](#page-26-0) the controller goes to the Shift-DR state if [JTMS](#page-26-4) is low or it to the Exit1-DR state if [JTMS](#page-26-4) is high.

Shift-DR. The Test Data Register selected by the current instruction is connected between [JTDI](#page-26-2) and [JTDO](#page-26-3) and shifts data one stage towards its serial output on each rising edge of [JTCLK.](#page-26-0) If a Test Register selected by the current instruction is not placed in the serial path, it maintains its previous state.

Exit1-DR. While in this state, a rising edge on [JTCLK](#page-26-0) with [JTMS](#page-26-4) high puts the controller in the Update-DR state which terminates the scanning process. A rising edge on [JTCLK](#page-26-0) with [JTMS](#page-26-4) low puts the controller in the Pause-DR state.

Pause-DR. Shifting of the Test registers is halted while in this state. All Test registers selected by the current instruction retain their previous state. The controller remains in this state while [JTMS](#page-26-4) is low. A rising edge on [JTCLK](#page-26-0) with [JTMS](#page-26-4) high puts the controller in the Exit2-DR state.

Exit2-DR. While in this state, a rising edge on [JTCLK](#page-26-0) with [JTMS](#page-26-4) high puts the controller in the Update-DR state and terminate the scanning process. A rising edge on JTCLK with JTMS low puts the controller in the Shift-DR state.

Update-DR. A falling edge on JTCLK while in the Update-DR state latches the data from the shift register path of the Test registers into the data output latches. This prevents changes at the parallel output due to changes in the shift register. A rising edge on JTCLK with JTMS low, puts the controller in the Run-Test-Idle state. With JTMS high, the controller enters the Select-DR-Scan state.

Select-IR-Scan. All Test registers retain their previous state. The Instruction register remains unchanged during this state. With JTMS low, a rising edge on JTCLK moves the controller into the Capture-IR state and initiates a scan sequence for the Instruction register. JTMS high during a rising edge on JTCLK puts the controller back into the Test-Logic-Reset state.

Capture-IR. The Capture-IR state is used to load the shift register in the Instruction register with a fixed value. This value is loaded on the rising edge of JTCLK. If JTMS is high on the rising edge of JTCLK, the controller enters the Exit1-IR state. If JTMS is low on the rising edge of JTCLK, the controller enters the Shift-IR state.

Shift-IR. In this state, the shift register in the Instruction register is connected between JTDI and JTDO and shifts data one stage for every rising edge of JTCLK towards the serial output. The parallel register, as well as all Test registers remain at their previous states. A rising edge on JTCLK with JTMS high moves the controller to the Exit1- IR state. A rising edge on JTCLK with JTMS low keeps the controller in the Shift-IR state while moving data one stage through the Instruction shift register.

Exit1-IR. A rising edge on JTCLK with JTMS low puts the controller in the Pause-IR state. If JTMS is high on the rising edge of JTCLK, the controller enters the Update-IR state and terminate the scanning process.

Pause-IR. Shifting of the Instruction register is halted temporarily. With JTMS high, a rising edge on JTCLK puts the controller in the Exit2-IR state. The controller remains in the Pause-IR state if JTMS is low during a rising edge on JTCLK.

Exit2-IR. A rising edge on JTCLK with JTMS high put the controller in the Update-IR state. The controller loops back to the Shift-IR state if JTMS is low during a rising edge of JTCLK in this state.

Update-IR. The instruction shifted into the Instruction shift register is latched into the parallel output on the falling edge of JTCLK as the controller enters this state. Once latched, this instruction becomes the current instruction. A rising edge on JTCLK with JTMS low, puts the controller in the Run-Test-Idle state. With JTMS high, the controller enters the Select-DR-Scan state.

JTAG Instruction Register and Instructions

The Instruction register contains a shift register as well as a latched parallel output and is 3 bits in length. When the TAP controller enters the Shift-IR state, the instruction shift register is connected between JTDI and JTDO. While in the Shift-IR state, a rising edge on JTCLK with JTMS low shifts data one stage towards the serial output at JTDO. A rising edge on JTCLK in the Exit1-IR state or the Exit2-IR state with JTMS high moves the controller to the Update-IR state. The falling edge of that same JTCLK latches the data in the instruction shift register to the instruction parallel output. Instructions supported by the device and their respective operational binary codes are shown in [Table 12-1.](#page-160-0)

Table 12-1. JTAG Instruction Codes

SAMPLE/PRELOAD. A mandatory instruction for the IEEE 1149.1 specification. This instruction supports two functions. The digital I/Os of the device can be sampled at the Boundary Scan register without interfering with the normal operation of the device by using the Capture-DR state. SAMPLE/PRELOAD also allows the device to shift data into the Boundary Scan register via JTDI using the Shift-DR state.

EXTEST. EXTEST allows testing of all interconnections to the device. When the EXTEST instruction is latched in the instruction register, the following actions occur. Once enabled via the Update-IR state, the parallel outputs of all digital output pins are driven. The Boundary Scan register is connected between JTDI and JTDO. The Capture-DR samples all digital inputs into the Boundary Scan register.

BYPASS. When the BYPASS instruction is latched into the parallel Instruction register, JTDI connects to JTDO through the one-bit Bypass Test register. This allows data to pass from JTDI to JTDO not affecting the device's normal operation.

IDCODE. When the IDCODE instruction is latched into the parallel Instruction register, the Identification Test register is selected. The device identification code is loaded into the Identification register on the rising edge of JTCLK following entry into the Capture-DR state. Shift-DR can be used to shift the identification code out serially via JTDO. During Test-Logic-Reset, the identification code is forced into the instruction register's parallel output. The device ID code always has a one in the LSB position. The device ID codes are listed in [Table 12-2.](#page-160-1)

Table 12-2. JTAG ID Code

HIGHZ. All digital outputs are placed into a high impedance state. The Bypass Register is connected between JTDI and JTDO.

CLAMP. All digital outputs pins output data from the boundary scan parallel output while connecting the Bypass Register between JTDI and JTDO. The outputs do not change during the CLAMP instruction.

JTAG Test Registers

IEEE 1149.1 requires a minimum of two Test registers; the Bypass register and the Boundary Scan register. An optional Test register has been included in the device design. This Test register is the Identification register and is used in conjunction with the IDCODE instruction and the Test-Logic-Reset state of the TAP controller.

Bypass Register. This is a single one-bit shift register used in conjunction with the BYPASS, CLAMP, and HIGHZ instructions, which provides a short path between JTDI and JTDO.

Identification Register. The Identification register contains a 32-bit shift register and a 32-bit latched parallel output. This register is selected during the IDCODE instruction and when the TAP controller is in the Test-Logic-Reset state.

Boundary Scan Register. This register contains both a shift register path and a latched parallel output for all control cells and digital I/O cells and is 32 bits in length. The BSDL file found at [http://www.maxim](http://www.maxim-ic.com/tools/bsdl/)[ic.com/tools/bsdl/](http://www.maxim-ic.com/tools/bsdl/) shows the entire cell bit locations and definitions.

13. DC Electrical Characteristics

ABSOLUTE MAXIMUM RATINGS

Voltage Range on Any Input, Bi-directional or Open Drain

These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods can affect reliability. Ambient Operating Temperature Range is assuming the device is mounted on a JEDEC standard test board in a convection cooled JEDEC test enclosure.

Note: The typical values listed below are not production tested.

Table 13-1. Recommended DC Operating Conditions

Table 13-2. DC Electrical Characteristics $(T = 40°C + 105°C)$

ا : = -40 U U + 60 U.I								
Parameter	Symbol	Conditions	Min	Typ	Max	Units		
3.3V Supply Current (@ 3.465V)								
DS34S108				50	65			
DS34S104	I _{DDIO}	Note 1		50	65	mA		
DS34S102				TBD	TBD			
DS34S101				TBD	TBD			
1.8V Supply Current (@1.89V)	I_{DDC}	Note 1		225	280	mA		
Lead Capacitance	C_{10}					рF		
Input Leakage	Iπ		-10		$+10$	μA		
Input Leakage, Internal Pull-Down	I ILP		-100		-10	μA		
Output Leakage (when Hi-Z)	I_{LO}		-10		$+10$	μA		
Output Voltage $(IOH = -4.0mA)$	V_{OH}	4 mA output	2.4			V		
Output Voltage (I_{OL} = +4.0mA)	V _{OL}	4 mA output			0.4	V		
Output Voltage (I _{OH} = -8.0mA)	V _{он}	8 mA output	2.4			\vee		
Output Voltage (I_{OL} = -8.0mA)	V _{OL}	8 mA output			0.4	\vee		
Output Voltage $(l_{OH} = -12.0 \text{mA})$	V _{он}	12 mA output	2.4			\vee		
Output Voltage (I_{OL} = +12.0mA)	V _{OL}	12 mA output			0.4	V		
Input Voltage Logic 1	V_{IH}		2.0			\vee		
Input Voltage Logic 0	V_{IL}				0.8			
NOTEC.								

NOTES:

1. All outputs loaded with rated capacitance; all inputs between DVDDIO and DVSS; inputs with pull-ups connected to DVDDIO.

14. AC Timing Characteristics

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Rise Time		10 to 90% of DVDDIO				ns
Fall Time	tt	90 to 10% of DVDDIO				ns

Table 14-1. Input Pin Transition Time Requirements

14.1 CPU Interface Timing

Table 14-2. CPU Interface AC characteristics

NOTE: The output timing specified assumes 50 pF load.

Figure 14-1. RST_SYS_N Timing

Figure 14-2. CPU Interface Write Cycle Timing

Figure 14-3. CPU Interface Read Cycle Timing

14.2 SPI Interface Timing

Table 14-3. SPI Interface AC Characteristics

NOTE: The output timing specified assumes 50pf load.

Figure 14-4. SPI interface Timing (SPI_CP = 0)

				$-T230$
SPI_SEL_N				
		-T2 <mark>31</mark>		
SPI_CLK(CI=0)				
SPI_CLK(CI=1)				
	T236	\blacktriangleright T233 \blacktriangleright	┝╾ [┰] 233╼┥	
		├◆ T232	→ T232	T237 >
SPI_MISO(output)				
	¶T235	T234-		
SPI_MOSI(input)				

Figure 14-5. SPI interface Timing (SPI_CP = 1)

14.3 SDRAM Interface Timing

NOTE: The output timing specified assumes 30 pF load.

SD_CLK						
		$\overline{52}$				$\overline{+}$ T52
		∣T\$1				†Τ∮1
SD_CS_N						
		\vert T52	\blacktriangleright T52		\blacktriangleright T52	$ \mathsf{T}52\rangle$
		T\$1	T\$1		T\$1	* Т\$1
SD_RAS_N						
			*T52		+T52	
			T\$1		Т\$1	
SD_CAS_N						
			*T52			$ \mathsf{T}52$
			T\$1			∣T\$1
SD_WE_N						
				\blacktriangleright T60		
			T60	*∣Т\$9	T59	
SD_D[31:0](output)			<u>OUT</u>	OUT		
			[→] T52	\blacktriangleright T52		
			T\$1	* T\$1		
SD_DQM[3:0]						
		$ \mathsf{F} \mathsf{T}52 $	$\overline{52}$	$\overline{52}$		
		T\$1	* T\$1	*∏51		
SD_A[11:0]		ROW	<u>(COLUMN</u>			
		\blacktriangleright T52	\blacktriangleright T52	\blacktriangleright T52		
		∣T\$1	* T\$1	* T\$1		
SD_BA[1:0]		BANK	BANK			
	IDLE	ACTIVE	WRITE	WRITE	PRECHARGE	

Figure 14-6. SDRAM Interface Write Cycle Timing

14.4 TDM-over-Packet TDM Interface Timing

Table 14-5. TDMoP TDM Interface AC Characteristics

1. The output timing specified for TDM1_TX assumes 20 pF load.

Table 14-6. TDMoP TDM Clock AC Characteristics

NOTE: The output timing specified for TDM interfaces assumes 30 pF load.

Figure 14-8. TDMoP TDM Timing, One-Clock Mode [\(Two_clocks=](#page-98-0)0, [Tx_sample=](#page-97-0)1)

Figure 14-9. TDMoP TDM Timing, One Clock Mode [\(Two_clocks=](#page-98-0)0, [Tx_sample=](#page-97-0)0)

Figure 14-10. TDMoP TDM Timing, Two Clock Mode [\(Two_clocks=](#page-98-0)1, [Tx_sample=](#page-97-0)1, [Rx_sample=](#page-97-1)1)

Figure 14-11. TDMoP TDM Timing, Two Clocks Mode [\(Two_clocks=](#page-98-0)1, [Tx_sample=](#page-97-0)0, [Rx_sample=](#page-97-1)0)

__ DS34S101, DS34S102, DS34S104, DS34S108

Figure 14-13. TDMoP TDM Timing, Two Clocks Mode [\(Two_clocks=](#page-98-0)1, [Tx_sample=](#page-97-0)1, [Rx_sample=](#page-97-1)0)

14.5 Ethernet MII/RMII/SSMII Interface Timing

Table 14-7. MII Management Interface AC Characteristics

NOTES:

1. Valid for 50 MHz CLK_SYS an[d MDC_frequency](#page-148-3) = 0x02.

Figure 14-14. MII Management Interface Timing

Table 14-8. MII Interface AC Characteristics

Table 14-9. MII Clock Timing

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
CLK MII TX Frequency	T ₁₅₈		25		MHz
CLK MII RX Frequency	T158		25		MHz
CLK MII TX Duty Cycle	T180	40		60	%
CLK MII RX duty Cycle	T180	40		60	%

Figure 14-15. MII Interface Output Signal Timing

Figure 14-16. MII Interface Input Signal Timing

Table 14-10. RMII Interface AC Characteristics

Table 14-11. RMII Clock Timing

Figure 14-17. RMII Interface Output Signal Timing

Figure 14-18. RMII Interface Input Signal Timing

Table 14-12. SSMII Interface AC Characteristics

Table 14-13. SSMII Clock Timing

Figure 14-19. SSMII Interface Output Signal Timing

Figure 14-20. SSMII Interface Input Signal Timing

NOTES FOR SECTION [14.5:](#page-171-0)

- 1. The output timing specified for MII/RMII/SSMII interfaces assumes 20pf load for MII_TXD[3:0], MII_TX_EN, and MII_TX_ERR.
- 2. The output timing specified for MII/RMII/SSMII interfaces assumes 30pf load for MDC and MDIO.
- 3. The output timing specified for SSMII interface assumes 25pf load for CLK_SSMII_TX.

14.6 CLAD and System Clock Timing

Table 14-14. CLAD1 and CLAD2 Input Clock Specifications

14.7 JTAG Interface Timing

Table 14-15. JTAG Interface Timing

NOTES:
1. Cloc

1. Clock can be stopped high or low.

2. Not tested during production test.

Figure 14-21. JTAG Interface Timing Diagram

15. Applications

15.1 Connecting a Serial Interface Transceiver

[Figure 15-1](#page-175-0) below shows the connection of one port of a DS34S10x chip to a serial interface transceiver such as V.35 or RS-530. The figure shows one port in a DCE (Data Communications Equipment) application. All other ports can be connected in the same way.

Each direction (Tx and Rx) has its own clock. However, TDM1 RCLK is optional, as the DS34S10x chip may work in one clock mode [\(GCR1.](#page-90-0)CLKMODE=0) in which both directions are clocked by TDM1_TCLK. The clock source of TDM1_RCLK or TDM1_TCLK can be:

- Internal (from the local oscillator)
- External
- Recovered from the packet network (provided by the chip on TDM1_ACLK).

The control input signal [TDMn_RSIG_RTS](#page-20-0) does not affect the data reception, but its value can be read by the CPU from register field Port[n] stat_reg1.RTS.

The [TDMn_TSIG_CTS](#page-20-1) and [TDMn_TX_MF_CD](#page-19-0) outputs can be controlled by software using registers fields CTS and CD in the Port[n] cfg_reg register.

15.2 Connecting an Ethernet PHY or MAC

The figures below show the connection of the Ethernet port to a PHY or MAC device, in MII, RMII, and SSMII modes.

Figure 15-3. Connecting the Ethernet Port to a MAC in MII Mode

Figure 15-4. Connecting the Ethernet Port to a PHY in RMII Mode

Figure 15-5. Connecting the Ethernet Port to a MAC in RMII Mode

Figure 15-6. Connecting the Ethernet Port to a PHY in SSMII Mode

For the applications above, apply the following layout considerations:

- Provide termination on all high-speed interface signals and clock lines.
- Provide impedance matching on long traces to prevent reflections.
- Keep the clock traces away from all other signals to minimize mutual interference.
- In RMII mode, a very low skew clock buffer/driver is recommended to maximize the timing budget. In this mode it is recommended to keep all traces as short as possible.
- In SSMII mode there are two clock signals, one for each direction (Rx and Tx), routed together with the sync and data signals. Since the delay between the clock and these signals is lower, the designer can apply a longer trace delay in this mode. Keep data/sync traces and clock traces at the same length to maximize the timing budget.

15.3 Implementing Clock Recovery in High Speed Applications

For the high-speed interface (up to 51.84 MHz), an external clock multiplier and jitter attenuator are needed. Clock recovery in high-speed applications is depicted below:

Figure 15-8. External Clock Multiplier for High Speed Applications

The clock multiplier converts the low speed clock at ACLK to a clock at the frequency of the emulated high-speed circuit. The multiplication factor in the external clock multiplier must be 12 for an E3 or T3 interface and 10 for an STS-1 interface. The clock multiplier should be tuned to add minimal jitter. The jitter attenuator can be part of the LIU or an independent component.

15.4 Connecting a Motorola MPC860 Processor

The device is easily connected to a Motorola MPC860 processor by means of the MPC860 GPCM (General Purpose Chip Select Machine) module.

15.4.1 Connecting the Bus Signals

Since the MPC860 address bus MSb is always 0 while the DS34S10x address bus LSb is always 0, the signal order can be reversed as shown in the following figures.

Figure 15-9. 32-Bit CPU Bus Connections

MSB	A[0:6] A7		H_AD24	MSB
	A8		H AD23	
	A ₉		H _AD22	
	A10		H_AD21	
	A11		H $AD20$	
	A12		H_AD19	
	A13		H $AD18$	
	A14		H_AD17	
	A15		H $AD16$	
	A16		H _AD15	
	A17 A18		H_AD14	
	A19		H_AD13 H $AD12$	
	A20		H_AD11	
	A21		H $AD10$	
	A22		H_AD9	
	A23		H_AD8	
	A24		H_AD7	
	A25		H $AD6$	
	A26		H $AD5$	
	A27		H_AD4	
	A28 A29		H $AD3$	
	A30		H_AD2 H $AD1$	
LSB	A31	GND		LSB
MSB	D ₀		H D31	MSB
	D ₁		H D ₃₀	
	D ₂		H ^{D29}	
	D ₃		H_D28	
MPC860	D ₄		H ^{D27}	
	D ₅ D ₆		H_D26 H D ₂₅	DS34T10x
	D7		H ^{D24}	
	D ₈		$H-$ D ₂₃	
	D ₉		H_D22	
	D ₁₀		H ^{D21}	
	D ₁₁		H_D20	
	D ₁₂		H D ₁₉	
	D ₁₃		H D ₁₈	
	D14		H_D17	
	D ₁₅		H $D16$	
	D ₁₆ D ₁₇		H D15 H ^D 14	
	D18		H_D13	
	D ₁₉		H $D12$	
	D ₂₀		H_D11	
	D ₂₁		H_D10	
	D22		$H-$ D9	
	D ₂₃		$H\$	
	D ₂₄		H _D 7	
	D ₂₅		$H\$	
	D ₂₆ D ₂₇		H_D5 $H-$ D4	
	D ₂₈		$H\overline{\square}D3$	
	D ₂₉		H _{D2}	
	D30		H ^{D1}	
LSB	D31		$H\$	LSB
			H_WR_BE3_N	
	BE ₀			
	BE1		H_WR_BE2_N	
	BE ₂ BE3		H_WR_BE1_N H_WR_BE0_N	
Figure 15-10. 16-Bit CPU Bus Connections

15.4.2 Connecting the H_READY_N Signal

The [H_READY_N](#page-25-0) output should be connected to the MPC860 TA input. The CPU bus operates asynchronously. The TA of the MPC860 is a synchronous input (i.e., needs to meet set-up and hold times). The designer should synchronize [H_READY_N](#page-25-0) to the MPC860 clock by means of a CPLD, which uses the MPC860 reference clock. The internal logic in the CPLD also uses the MPC860 CS (chip select) output. Both the [H_READY_N](#page-25-0) output and the MPC860 TA input should have a 1kΩ pull-up resistor.

Figure 15-12. Internal CPLD Logic to Synchronize H_READY_N to the MPC860 Clock

Another alternative for connecting the [H_READY_N](#page-25-0) signal is using the MPC860 UPM. In this option the [H_READY_N](#page-25-0) output should be connected to the MPC860 UPWAIT (GPL4) signal, and no external timing adjustment is needed. The [H_READY_N](#page-25-0) output should have a 1kΩ pull-up resistor. Refer to the MPC860 user manual for additional details.

15.5 Working in SPI Mode

The following table shows the I/O connections for operating in SPI mode.

Signal name	Connect to	Comments
H CPU SPI N	VSS (logic 0)	Selects SPI mode.
DAT 32 16 N	DVDDIO or DVSS	Ignored in SPI mode.
H_{CS_N}	DVDDIO or DVSS	Ignored in SPI mode.
H AD[24:1]	DVDDIO or DVSS	Ignored in SPI mode.
H D[31:1]	DVDDIO or DVSS	Ignored in SPI mode.
H_D[0] / SPI_MISO	Master MISO	
H_WR_BE0_N / SPI_CLK	Master SPI clock	
H WR BE1 N / SPI MOSI	Master MOSI	
H_WR_BE2_N/SPI SEL N	Master SPI select	
H WR BE3 N/SPI CI	DVDDIO (logic 1) or DVSS (logic 0)	According to required SPI mode
H R W N/SPI CP	DVDDIO (logic 1) or DVSS (logic 0)	According to required SPI mode

Table 15-1. SPI Mode I/O Connections

15.6 Connecting SDRAM Devices

The following table lists suggested SDRAM devices to use in conjunction with the DS34S10x devices.

Table 15-2. List of Suggested SDRAM Devices

When connecting the device to an external SDRAM, it is advised to connect [SD_CLK](#page-21-0) through a serial termination resistor.

When connecting the device to a 64 Mb external SDRAM, it is advised to connect [SD_A\[](#page-21-1)11] through a serial resistor to the SDRAM "NC" pin that is used for address pin A11 for a 128 Mb SDRAM. In this way, the 64Mb SDRAM could be replaced by a 128 Mb SDRAM later, if needed.

16. PIN ASSIGNMENTS

16.1 Board Design for Multiple DS34S101/2/4 Devices

The DS34S101, DS34S102 and DS34S104 require the same footprint on the board. It is recommended that boards be design to support the use of higher port-count devices in a lower port-count socket. If this is done, unused inputs, input/outputs, and outputs must be biased appropriately. Generally, unused inputs are tied directly to the ground plane, unused outputs are not connected, and unused input/outputs are tied to ground through a 10kΩ resistor. Unused inputs with internal pull-ups or pull-downs are not connected. [Table](#page-183-0) 16-1 designates how each ball on the package should be connected to implement a common board design. Shading indicates balls for the unused inputs, input/outputs, and outputs of higher port-count devices.

If a common board design is not done, the balls for the unused inputs, input/outputs, and outputs need not be connected, and the stuffing of higher port-count devices into a lower port-count socket is not recommended.

Note: When a higher port-count device is used in a socket, the BSDL file of the higher port-count device must be used. BSDL files are available from the factory upon request.

Table 16-1. Common Board Design Connections for DS34S101/2/4 (Sorted by Signal Name)

__ DS34S101, DS34S102, DS34S104, DS34S108

16.2 DS34S101 Pin Assignment

		$\mathbf{2}$	3	4	5	6		8
A	SD RAS N	SD_BA[1]	SD_A[3]	SD_A[10]	SD DQM[3]	SD_D[12]	SD_D[18]	SD_D[23]
в	SD WE N	SD CLK	SD A[5]	SD_A[8]	SD D[1]	SD D[10]	SD D[5]	SD D[14]
C	SD CAS N	SD CS N	SD A[1]	SD A[7]	SD DQM[0]	SD D[3]	SD D[17]	SD D[31]
D	SD BA[0]	SD A[0]	SD_A[9]	SD DQM[1]	SD_D[6]	SD $D[7]$	SD_D[15]	SD_D[19]
Е	SD A[2]	SD_A[4]	SD A[6]	SD $D[0]$	SD_D[9]	SD_DQM[2]	SD D[8]	SD_D[21]
F	SD_D[2]	SD_A[11]	SD D[11]	SD_D[13]	SD_D[16]	DVDDC	DVDDC	DVDDC
G	SD $D[4]$	SD_D[20]	SD_D[22]	SD D[25]	SD D[27]	DVSS	DVSS	DVSS
н	NC	NC	NC	STMD	DVSS	DVSS	DVSS	DVSS
J	NC	NC	NC	SCAN EN	DVDDIO	DVSS	DVSS	DVSS
Κ	NC	NC	NC	N _C	DVDDIO	DVSS	DVSS	DVSS
	NC	NC	NC	H CPU SPI N	DVDDIO	DVSS	DVSS	DVSS
Μ	NC	NC	NC	DAT_32_16_N	DVDDIO	DVDDC	DVDDC	DVDDC
N	NC	NC	NC	N _C	MBIST DONE	MBIST EN	DVDDIO	DVDDIO
P	NC	NC	NC	NC	TDM1 RX SYNC	TDM1 TSIG CTS	TDM1_RSIG_RTS	ACVSS1
R	NC	NC	NC	MBIST FAIL	TDM1 ACLK	TDM1_TX_SYNC	TDM1 TX MF CD	ACVDD1
	NC	NC	NC	TDM1_TX	TDM1 RX	TDM1 TCLK	TDM1 RCLK	ACVDD2
		$\mathbf{2}$	3	4	5	6	7	8

Figure 16-1. DS34S101 Pin Assignment (TE-CSBGA Package)

16.3 DS34S102 Pin Assignment

		$\mathbf 2$	3	4	5	6		8
A	SD_RAS_N	SD_BA[1]	SD_A[3]	SD_A[10]	SD DQM[3]	SD_D[12]	SD_D[18]	SD_D[23]
в	SD WE N	SD_CLK	SD_A[5]	SD_A[8]	SD_D[1]	SD_D[10]	SD $D[5]$	SD_D[14]
C	SD CAS N	SD_CS_N	SD_A[1]	SD_A[7]	SD DQM[0]	SD $D[3]$	SD_D[17]	SD_D[31]
D	SD BA[0]	SD_A[0]	SD_A[9]	SD DQM[1]	SD $D[6]$	SD_D[7]	SD_D[15]	SD_D[19]
Е	SD_A[2]	SD_A[4]	SD_A[6]	SD $D[0]$	SD_D[9]	SD DQM[2]	SD_D[8]	SD_D[21]
F	SD_D[2]	SD A[11]	SD D[11]	SD D[13]	SD D[16]	DVDDC	DVDDC	DVDDC
G	SD $D[4]$	SD_D[20]	SD D[22]	SD D[25]	SD D[27]	DVSS	DVSS	DVSS
н	NC	NC	NC	STMD	DVSS	DVSS	DVSS	DVSS
J	NC	NC	NC	SCAN EN	DVDDIO	DVSS	DVSS	DVSS
Κ	NC	NC	NC	NC	DVDDIO	DVSS	DVSS	DVSS
	NC	NC	NC	H_CPU_SPI_N	DVDDIO	DVSS	DVSS	DVSS
Μ	NC	NC	NC	DAT_32_16_N	DVDDIO	DVDDC	DVDDC	DVDDC
N	NC	NC	NC	NC	MBIST DONE	MBIST EN	DVDDIO	DVDDIO
P	TDM2_TX	TDM2_RX	TDM2 TCLK	TDM2 RCLK	TDM1 RX SYNC	TDM1 TSIG CTS	TDM1 RSIG RTS	ACVSS1
R	TDM2 ACLK	TDM2 TX SYNC	TDM2 TX MF CD	MBIST FAIL	TDM1 ACLK	TDM1 TX SYNC	TDM1 TX MF CD	ACVDD1
	TDM2 RX SYNC	TDM2 TSIG CTS	TDM2 RSIG RTS	TDM1 TX	TDM1 RX	TDM1 TCLK	TDM1 RCLK	ACVDD2
		2	3	4	5	6		8

Figure 16-2. DS34S102 Pin Assignment (TE-CSBGA Package)

16.4 DS34S104 Pin Assignment

		2	3	4	5	6		8
A	SD_RAS_N	SD_BA[1]	SD_A[3]	SD_A[10]	SD_DQM[3]	SD_D[12]	SD_D[18]	SD_D[23]
в	SD WE N	SD CLK	SD_A[5]	SD_A[8]	SD_D[1]	SD_D[10]	SD $D[5]$	SD_D[14]
C	SD CAS N	SD CS N	SD_A[1]	SD_A[7]	SD DQM[0]	SD_D[3]	SD D[17]	SD_D[31]
D	SD_BA[0]	SD_A[0]	SD_A[9]	SD DQM[1]	SD $D[6]$	SD_D[7]	SD_D[15]	SD_D[19]
Е	SD_A[2]	SD_A[4]	$SD_A[6]$	SD $D[0]$	SD_D[9]	SD DQM[2]	SD_D[8]	SD_D[21]
F	SD_D[2]	SD_A[11]	SD_D[11]	SD_D[13]	SD D[16]	DVDDC	DVDDC	DVDDC
G	SD $D[4]$	SD_D[20]	SD D[22]	SD_D[25]	SD_D[27]	DVSS	DVSS	DVSS
н	TDM4 TX	TDM4 RX	TDM4 TCLK	STMD	DVSS	DVSS	DVSS	DVSS
J	TDM4 RCLK	TDM4 ACLK	TDM4 TX SYNC	SCAN_EN	DVDDIO	DVSS	DVSS	DVSS
Κ	TDM4_TX_MF_CD	TDM4 RX SYNC	TDM4 TSIG CTS	TDM4 RSIG RTS	DVDDIO	DVSS	DVSS	DVSS
	TDM3_TX	TDM3_RX	TDM3 TCLK	H CPU SPI N	DVDDIO	DVSS	DVSS	DVSS
М	TDM3 RCLK	TDM3 ACLK	TDM3_TX_SYNC	DAT 32 16 N	DVDDIO	DVDDC	DVDDC	DVDDC
N	TDM3_TX_MF_CD	TDM3 RX SYNC	TDM3 TSIG CTS	TDM3 RSIG RTS	MBIST DONE	MBIST EN	DVDDIO	DVDDIO
P	TDM2_TX	TDM2 RX	TDM2 TCLK	TDM2 RCLK	TDM1 RX SYNC	TDM1 TSIG CTS	TDM1 RSIG RTS	ACVSS1
R	TDM2 ACLK	TDM2 TX SYNC	TDM2 TX MF CD	MBIST FAIL	TDM1 ACLK	TDM1 TX SYNC	TDM1 TX MF CD	ACVDD1
	TDM2_RX_SYNC	TDM2 TSIG CTS	TDM2 RSIG RTS	TDM1_TX	TDM1 RX	TDM1 TCLK	TDM1 RCLK	ACVDD2
		2	3	4	5	6		8

Figure 16-3. DS34S104 Pin Assignment (TE-CSBGA Package)

16.5 DS34S108 Pin Assignment

Signal Name	Ball	rasio TV 2. DOUTO TVO Fill Addigmment (Oditod by Orghan Namo)	Ball	Signal Name	Ball	Signal Name	Ball
		Signal Name			C ₁		
ACVDD1	M ₂ K ₂	H_AD[18]	M19 N21	NC NC	$\overline{C10}$	SD_D[1]	F21 B22
ACVDD2	M1	H_AD[19]			C ₂	SD_D[10]	H ₂₀
ACVSS1	K ₁	H ^{$AD[2]$}	M21 M17	NC	C ₅	SD_D[11]	C ₂₁
ACVSS2	P ₁	H_AD[20]	P20	NC	C ₆	SD_D[12]	H18
CLK_CMN		H_AD[21]		NC		SD_D[13]	
CLK_HIGH	L1	H_AD[22]	R ₂₂	NC	C7	SD_D[14]	C ₂₂
CLK_MII_RX	V16	H_AD[23]	N ₁₇	NC	C ₈	SD_D[15]	D ₂₁
CLK_MII_TX	AA18	H_AD[24]	T21	NC	C ₉	SD_D[16]	G20
CLK_SSMII_TX	Y19	H $AD[3]$	K16	NC	D ₃	SD_D[17]	D ₂₂
CLK_SYS/SCCLK	J1	H ^{$AD[4]$}	M22	NC	D ₅	SD_D[18]	J20
CLK_SYS_S	J2	H $AD[5]$	T20	NC	D ₆	SD_D[19]	G21
DAT_32_16_N	L21	H $AD[6]$	M18	NC	D7	SD $D[2]$	G19
DVDDC	A12	H_AD[7]	M16	NC	D ₈	SD_D[20]	J21
DVDDC	B11	H $AD[8]$	M20	NC	D ₉	SD_D[21]	E22
DVDDC	C ₂₀	H_AD[9]	L16	NC	E ₁	SD_D[22]	J19
DVDDC	C ₄	H_CPU_SPI_N	K19	NC	E ₂	SD_D[23]	H ₂₁
DVDDC	E18	H_CS_N	L17	NC	E4	SD_D[24]	F ₂₂
DVDDC	E20	H_D[0]/SPI_MISO	T22	NC	E ₆	SD_D[25]	K21
DVDDC	E ₅	$H_D[1]$	U21	NC	E7	SD_D[26]	G22
DVDDC	G18	H_D[10]	V ₂₂	NC	E ₈	SD_D[27]	K20
DVDDC	G ₅	H_D[11]	P18	NC	F ₃	SD_D[28]	H ₂₂
DVDDC	L2	H_D[12]	W22	NC	F ₄	SD_D[29]	G16
DVDDC	T ₁₈	H[D[13]	Y21	NC	F ₅	SD_D[3]	A21
DVDDC	T ₅	H_D[14]	P ₁₉	NC	F7	SD_D[30]	K22
DVDDC	V18	H_D[15]	Y22	NC	F ₈	SD_D[31]	J22
DVDDC	V20	H_D[16]	AA21	NC	G ₁	$SD_D[4]$	C16
DVDDC	V ₅	H_D[17]	AA22	NC	G ₂	$SD_D[5]$	A22
DVDDC	Y10	H_D[18]	AB21	NC	G ₄	SD $D[6]$	A18
DVDDC	Y20	H_D[19]	U20	NC	G ₆	SD_D[7]	B21
DVDDIO	AA11	H[D[2]	N ₁₈	NC	G7	SD_D[8]	E21
DVDDIO	AA13	H_D[20]	R ₁₉	NC	G8	SD_D[9]	H ₁₉
DVDDIO	AA15	$H_D[21]$	AB22	NC	H4	SD_DQM[0]	A20
DVDDIO	AA ₂	H_D[22]	P17	NC	H ₅	SD_DQM[1]	E19
DVDDIO	AA9	H_D[23]	V ₂₁	NC	H ₆	SD_DQM[2]	B20
DVDDIO	B10	H_D[24]	R ₁₇	NC	H7	SD_DQM[3]	D ₂₀
DVDDIO	B14	H[D[25]	V19	NC	J4	SD_RAS_N	D16
DVDDIO	B16	H_D[26]	T ₁₉	NC	J5	SD_WE_N	C ₁₇
DVDDIO	B ₂	H_D[27]	W21	NC	J6	STMD	K ₁₅
DVDDIO	B ₈	H_D[28]	U16	NC	J7	TDM1 ACLK	E10
DVDDIO	C ₃	H_D[29]	R ₁₈	NC	J8	TDM1 RCLK	D12
DVDDIO	D ₁	$H_D[3]$	R ₂₀	NC	K4	TDM1_RSIG_RTS	C11
DVDDIO	F ₂	H_D[30]	W20	NC	K ₅	TDM1_RX	D ₁₀
DVDDIO	H2	H_D[31]	U19	NC	K ₆	TDM1 RX SYNC	D11
DVDDIO	J10	$H_D[4]$	T17	NC	K7	TDM1_TCLK	F ₁₂
DVDDIO	J11	H[D[5]	P16	NC	K ₈	TDM1_TSIG_CTS	E11
DVDDIO	J12	H[D[6]	U18	NC	L22	TDM1_TX	C12
DVDDIO	J13	H[D[7]	R ₁₆	NC	L4	TDM1_TX_MF_CD	F13
DVDDIO	K14	H[D[8]	U22	NC	L ₅	TDM1_TX_SYNC	E13
DVDDIO	K ₉	H[D[9]	T16	NC	L6	TDM2_ACLK	E9
DVDDIO	L14	H_INT[0]	J17	NC	L7	TDM2_RCLK	E12

Table 16-2. DS34S108 Pin Assignment (Sorted by Signal Name)

__ DS34S101, DS34S102, DS34S104, DS34S108

__ DS34S101, DS34S102, DS34S104, DS34S108

Figure 16-4. DS34S108 Pin Assignment (HSBGA Package)

17. Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

DS34S101, DS34S102 and DS34S108 have a 256-lead thermally enhanced chip-scale ball grid array (TECSBGA) package. The TECSBGA package dimensions are shown in Maxim document [21-0353.](http://pdfserv.maxim-ic.com/package_dwgs/21-0353.PDF)

DS34S108 has a 484-lead thermally enhanced ball grid array (TEBGA) package. The TEBGA package dimensions are shown in Maxim document [21-0365.](http://pdfserv.maxim-ic.com/package_dwgs/21-0365.PDF)

18. Thermal Information

Note 1: These numbers are estimates using JEDEC standard PCB and enclosure dimensions.