

### PROTECTION PRODUCTS - EMIClamp™

#### Description

The EClamp™2388K is a low pass filter array with integrated TVS diodes. It is designed to suppress unwanted EMI/RFI signals and provide electrostatic discharge (ESD) protection in portable electronic equipment. This state-of-the-art device utilizes solid-state silicon-avalanche technology for superior clamping performance and DC electrical characteristics. It has been optimized for **protection of color LCD panels** in cellular phones and other portable electronics.

The device consists of eight identical circuits comprised of TVS diodes for ESD protection, and a resistor - capacitor network for EMI/RFI filtering. A series resistor value of 200Ω and a capacitance value of 12pF are used to achieve 30dB minimum attenuation from 800MHz to 2.7GHz. The TVS diodes provide effective suppression of ESD voltages in excess of ±15kV (air discharge) and ±8kV (contact discharge) per IEC 61000-4-2, level 4.

The EClamp2388K is in a 16-pin, RoHS/WEEE compliant, SLP3313P16 package. It measures 3.3 x 1.3 x 0.50mm. The leads are spaced at a pitch of 0.4mm and are finished with lead-free NiPdAu. The small package makes it ideal for use in portable electronics such as cell phones, digital still cameras, and PDAs.

#### Features

- ◆ Bidirectional EMI/RFI filter with integrated TVS for ESD protection
- ◆ ESD protection to **IEC 61000-4-2 (ESD) Level 4, ±15kV (air), ±8kV (contact)**
- ◆ Filter performance: 30dB minimum attenuation 800MHz to 2.7GHz
- ◆ TVS working voltage: 5V
- ◆ Resistor: 200Ω +/- 15%
- ◆ Typical Capacitance: 12pF (VR = 2.5V)
- ◆ Protection and filtering for eight lines
- ◆ Solid-state technology


#### Mechanical Characteristics

- ◆ SLP3313P16 16-pin package
- ◆ RoHS/WEEE Compliant
- ◆ Nominal Dimensions: 3.3 x 1.3 x 0.50 mm
- ◆ Lead Pitch: 0.4mm
- ◆ Lead finish: NiPdAu
- ◆ Marking: Marking Code
- ◆ Packaging: Tape and Reel per EIA 481

#### Applications


- ◆ Color LCD Protection
- ◆ Cell Phone CCD Camera Lines
- ◆ CDMA/GSM Cell Phones

#### Circuit Diagram (Each Line)



**Device Schematic (8X)**

#### Package Configuration



**16 Pin SLP package (Bottom Side View)  
Nominal Dimensions in mm**

**PROTECTION PRODUCTS**
**Maximum Ratings**

Rating	Symbol	Value	Units
ESD per IEC 61000-4-2 (Air) ESD per IEC 61000-4-2 (Contact)	$V_{ESD}$	+/- 17 +/- 12	kV
Junction Temperature	$T_J$	125	°C
Operating Temperature	$T_{op}$	-40 to +85	°C
Storage Temperature	$T_{STG}$	-55 to +150	°C


**Electrical Characteristics (T = 25°C)**

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
TVS Reverse Stand-Off Voltage	$V_{RWM}$				5	V
TVS Reverse Breakdown Voltage	$V_{BR}$	$I_t = 1mA$	6	8	10	V
TVS Reverse Leakage Current	$I_R$	$V_{RWM} = 3.0V$			0.5	μA
Total Series Resistance	R	Each Line	170	200	230	Ohms
Capacitance	$C_1, C_2$	Each Line $V_R = 2.5V, f = 1MHz$	10	12	15	pF
Total Capacitance	$C_{in}$	Input to Gnd, Each Line $V_R = 2.5V, f = 1MHz$	20	24	30	pF


PROTECTION PRODUCTS

Typical Characteristics


Typical Insertion Loss S21 (Each Line)



Analog Crosstalk (Each Line)




ESD Clamping (+8kV Contact)




Note: Data is taken with a 10x attenuator

ESD Clamping (-8kV Contact)



Note: Data is taken with a 10x attenuator

Normalized Capacitance vs. Reverse Voltage (Normalized to 2.5 volts)




## PROTECTION PRODUCTS

### Applications Information

#### Device Connection

The EClamp2388K is comprised of eight identical circuits each consisting of a low pass filter for EMI/RFI suppression and dual TVS diodes for ESD protection. The device is in a 16-pin SLP package. Electrical connection is made to the 16 pins located at the bottom of the device. A center tab serves as the ground connection. The device has a flow through design for easy layout. Pin connections are noted in Figure 1. All path lengths should be kept as short as possible to minimize the effects of parasitic inductance in the board traces. Recommendations for the ground connection are given below.

**Figure 1 - Pin Identification and Configuration (Top Side View)**



Pin	Identification
1 - 8	Input Lines
9 - 16	Output Lines
Center Tab	Ground

#### Ground Connection Recommendation

Parasitic inductance present in the board layout will affect the filtering performance of the device. As frequency increases, the effect of the inductance becomes more dominant. This effect is given by Equation 1.

**Equation 1: The Impedance of an Inductor at Frequency XLF**

$$X_{LF}(L, f) = 2 * \pi * f * L$$


Where:

L = Inductance (H)

f = Frequency (Hz)

Via connections to the ground plane form rectangular wire loops or ground loop inductance as shown in Figure 2. Ground loop inductance can be reduced by using multiple vias to make the connection to the ground plane. Bringing the ground plane closer to the signal layer (preferably the next layer) also reduces ground loop inductance. Multiple vias in the device ground pad will result in a lower inductive ground loop over two exterior vias. Vias with a diameter  $d$  are separated by a distance  $y$  run between layers separated by a distance  $x$ . The inductance of the loop path is given by Equation 2. Thus, decreasing distance  $x$  and  $y$  will reduce the loop inductance and result in better high frequency filter characteristics.

**Figure 2 - Inductance of Rectangular Wire Loops**



**Equation 2: Inductance of Rectangular Wire Loop**

$$L_{RECT}(d, x, y) = 10.16 * 10^{-9} * \left[ x * \ln\left[\frac{2*y}{d}\right] + y * \ln\left[\frac{2*x}{d}\right] \right]$$

Where:

$d$  = Diameter of the wire (in)

$x$  = Length of wire loop (in)

$y$  = Breadth of wire loop (in)

PROTECTION PRODUCTS

Applications Information

Figure 3 shows the recommended device layout. The ground pad vias have a diameter of 0.008 inches (0.20 mm) while the two external vias have a diameter of 0.010 inches (0.250mm). The internal vias are spaced approximately evenly from the center of the pad. The designer may choose to use more vias with a smaller diameter (such as 0.005 inches or 0.125mm) since changing the diameter of the via will result in little change in inductance (i.e. the log function in Equation 2 in highly insensitive to parameter d) . Figure 4 shows a typical insertion loss (S21) plot for the device using Semtech’s filter evaluation board with 50 Ohm traces and the recommended via configuration.

Figure 3 - Recommended Layout Using Ground Vias






Figure 4 - Filter Characteristics Using Recommended Layout with Internal Vias




**PROTECTION PRODUCTS**
**Applications Information - Spice Model**

**EClamp2388K Spice Model**
**Table 1 - EClamp2388K Spice Parameters**

Parameter	Unit	D1 (TVS)	D2 (TVS)
IS	Amp	5.15E-15	5.15E-15
BV	Volt	7.53	7.53
VJ	Volt	0.75	0.75
RS	Ohm	0.426	0.426
IBV	Amp	1E-3	1E-3
CJO	Farad	23E-12	23E-12
TT	sec	2.541E-9	2.541E-9
M	--	0.256	0.256
N	--	1.1	1.1
EG	eV	1.11	1.11

## PROTECTION PRODUCTS

### Outline Drawing - SLP3313P16




DIM	INCHES			MILLIMETERS		
	MIN	NOM	MAX	MIN	NOM	MAX
A	.018	.020	.022	0.45	0.50	0.55
A1	.000	.001	.002	0.00	0.02	0.05
A2	(.005)			(0.13)		
b	.006	.008	.010	0.15	0.20	0.25
D	.128	.130	.133	3.25	3.30	3.375
D1	.110	.114	.118	2.80	2.90	3.00
E	.049	.051	.054	1.25	1.30	1.375
E1	.008	.012	.016	0.20	0.30	0.40
e	.016 BSC			0.40 BSC		
L	.008	.010	.012	0.20	0.25	0.30
N	16			16		
aaa	.003			0.08		
bbb	.004			0.10		

**NOTES:**

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS

### Land Pattern - SLP3313P16



DIM	DIMENSIONS	
	INCHES	MILLIMETERS
C	(.050)	(1.27)
G	.027	0.69
H	.012	0.30
K	.118	3.00
P	.016	0.40
X	.008	0.20
Y	.023	0.58
Z	.073	1.85

**NOTES:**

1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.