LogiCORE IP LTE PUCCH Receiver v2.0



PB018 (v2.0) November 18, 2015

Product Brief

Introduction

The Xilinx® LogiCORE[™] IP LTE Physical Uplink Control Channel (PUCCH) Receiver implements an AXI4-Stream compliant, high-performance, optimized block for the 3GPP TS 36.211 v9.0.0 Physical uplink control channel. The data and control for the core are input on independent AXI4-Stream channels as slave interfaces and the resulting status is output on an AXI4-Stream master interface.

Additional Documentation

A product guide is available for this core. Access to this material may be requested by clicking on this registration link: <u>www.xilinx.com/member/pucch_eval/index.htm</u>.

Features

- Physical Uplink Control Channel Receiver for 3GPP TS 36.211 v9.0.0
- TDD/FDD compliant
- Supports 1, 2 or 4 antenna operation
- Supports all format types including Mixed Format
- Supports both normal and shortened slots
- Supports normal and extended Cyclic Prefix
- Fully optimized for speed and area
- Fully synchronous design using a single clock
- Bit-accurate C model
- Compliant with all required conformance tests (3GPP TS36.141 Base Station conformance testing)
- Customer demonstration test bench

LogiCORE IP Facts Table **Core Specifics** UltraScale+[™] Families Supported UltraScale[™] Architecture Device Family⁽¹⁾ Zyng®-7000 All Programmable SoC 7 Series Supported User AXI4-Stream Interfaces **Provided with Core Design Files** Encrypted RTL Not Provided Example Design Test Bench VHDL **Constraints File** Not Provided **VHDL** Behavioral Simulation VHDL or Verilog Structural Model C Model Supported N/A S/W Driver **Tested Design Flows**⁽²⁾ Design Entry Vivado® Design Suite For supported simulators, see the Simulation Xilinx Design Tools: Release Notes Guide. **Synthesis** Vivado Synthesis Support Provided by Xilinx at the Xilinx Support web page

Notes:

- 1. For a complete listing of supported devices, see the Vivado IP catalog.
- 2. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.

© Copyright 2014–2015 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. All other trademarks are the property of their respective owners.

www.xilinx.com



Applications

The LTE PUCCH Receiver core provides a receiver solution for the 3GPP 36.211 Physical Uplink Control Channel (PUCCH). The architecture has been designed to provide efficient use of the FPGA resources while also offering a low bandwidth processor interface to reduce system-level overhead. Timing critical operations are performed by the FPGA.

Technical Support

Xilinx provides technical support at the <u>Xilinx Support web page</u> for this LogiCORE[™] IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the Xilinx Support web page.

Licensing and Ordering Information

This Xilinx LogiCORE IP module is provided under the terms of the <u>Xilinx Core License Agreement</u>. The module is shipped as part of the Vivado Design Suite. For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. Contact your <u>local Xilinx</u> sales representative for information about pricing and availability.

For more information, visit the LTE PUCCH product web page.

Information about other Xilinx LogiCORE IP modules is available at the <u>Xilinx Intellectual Property</u> page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your <u>local Xilinx sales representative</u>.

www.xilinx.com