

# **EFR32FG23 Wireless SoC Family Data Sheet**



The EFR32FG23 SoC is an ideal solution for sub-GHz "Internet of Things" applications in smart homes, security, lighting, building automation, and metering. The high-performance sub-GHz radio provides long range capabilities and is not susceptible to 2.4 GHz interference from technologies like Wi-Fi.

The single die, multi-core solution, provides industry leading security, low power consumption with fast wakeup times, and an integrated power amplifier to enable the next level of secure connectivity for IoT devices.

EFR32FG23 applications include:

- 
- Home and Building Automation and Security
- Industrial Automation
- Street Lighting

#### **KEY FEATURES**

- 32-bit ARM® Cortex®-M33 core with 78 MHz maximum operating frequency
- Up to 512 kB of flash and 64 kB of RAM
- Energy-efficient radio core with low active and sleep currents
- Integrated PA with up to 20 dBm (sub-GHz) TX power
- Metering Robust peripheral set and up to 31 GPIO



# <span id="page-1-0"></span>**1. Feature List**

The EFR32FG23 highlighted features are listed below.

# • **Low Power Wireless System-on-Chip**

- High Performance 32-bit 78 MHz ARM Cortex®-M33 with DSP instruction and floating-point unit for efficient signal processing
- Up to 512 kB flash program memory
- Up to 64 kB RAM data memory
- Sub-GHz radio operation
- TX power up to +20 dBm

# • **Low Energy Consumption**

- 4.2 mA RX current at 920 MHz (400 kbps 4-FSK)
- 3.8 mA RX current at 915 MHz (4.8 kbps O-QPSK)
- 5.1 mA RX current at 915 MHz (2 Mbps GFSK)
- 3.7 mA RX current at 868 MHz (2.4 kbps GFSK)
- 3.7 mA RX current at 868 MHz (38.4 kbps FSK)
- 4.0 mA RX current at 433 MHz (100 kbps 2GFSK)
- 25 mA TX current @ 14 dBm output power at 915 MHz (14 dBm part numbers)
- 85.5 mA TX current @ 20 dBm output power at 915 MHz (20 dBm part numbers)
- 26 μA/MHz in Active Mode (EM0) at 39.0 MHz
- 1.5 μA EM2 DeepSleep current (64 kB RAM retention and RTC running from LFXO)
- 1.2 μA EM2 DeepSleep current (16 kB RAM retention and RTC running from LFRCO)
- Preamble Sense Mode (PSM) low duty-cycle listen

# • **High Receiver Performance**

- -98.6 dBm sensitivity @ 400 kbps 920 MHz 4-GFSK
- -125.8 dBm sensitivity @ 4.8 kbps 915 MHz O-QPSK
- -96.9 dBm sensitivity @ 2 Mbps 915 MHz GFSK
- -125.3 dBm sensitivity @ 2.4 kbps 868 MHz GFSK
- -111.5 dBm sensitivity @ 38.4 kbps 868 MHz FSK
- -110.7 dBm sensitivity @ 100 kbps 433 MHz 2GFSK

# • **Supported Modulation Format**

- 2/4 (G)FSK with fully configurable shaping
- OQPSK DSSS
- (G)MSK
- OOK
- **Protocol Support**
	- Proprietary
	- CONNECT
	- Sidewalk
	- WM-BUS
	- Wi-SUN

# • **Wide selection of MCU peripherals**

- Analog to Digital Converter (ADC)
	- $\cdot$  12-bit @ 1 Msps
	- 16-bit @ 76.9 ksps
- 2× Analog Comparator (ACMP)
- 2-Channel Digital to Analog Converter (VDAC)
- Low-Energy Sensor Interface (LESENSE)
- Up to 31 General Purpose I/O pins with output state retention and asynchronous interrupts
- 8 Channel DMA Controller
- 12 Channel Peripheral Reflex System (PRS)
- 4× 16-bit Timer/Counter with 3 Compare/Capture/PWM channels
- 1× 32-bit Timer/Counter with 3 Compare/Capture/PWM channels
- 32-bit Real Time Counter
- 24-bit Low Energy Timer for waveform generation
- 16-bit Pulse Counter with asynchronous operation (PCNT)
- 2× Watchdog Timer
- 3× Enhanced Universal Synchronous/Asynchronous Receiver/Transmitter (EUSART)
- 1× Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I2S)
- 2× I<sup>2</sup>C interface with SMBus support
- Integrated Low-Energy LCD Controller supporting up to 80 segments
- Keypad scanner supporting up to 6×8 matrix (KEYSCAN)
- Die temperature sensor with ±2 °C typical accuracy across temperature range

# • **Secure Vault**

- Hardware Cryptographic Acceleration for AES128/192/256, ChaCha20-Poly1305, SHA-1, SHA-2/256/384/512, ECDSA +ECDH(P-192, P-256, P-384, P-521), Ed25519 and Curve25519, J-PAKE, PBKDF2
- True Random Number Generator (TRNG)
- ARM® TrustZone®
- Secure Boot (Root of Trust Secure Loader)
- Secure Debug Unlock
- DPA Countermeasures
- Secure Key Management with PUF
- Anti-Tamper
- Secure Attestation
- **Wide Operating Range**
	- 1.71 V to 3.8 V single power supply
	- -40 °C to +125 °C
- **Packages**
	- **QFN40** 5 mm × 5 mm × 0.85 mm
	- **QFN48** 6 mm × 6 mm × 0.85 mm

# <span id="page-2-0"></span>**2. Ordering Information**



# **Table 2.1. Ordering Information**





**Figure 2.1. Ordering Code Key**

# **Table of Contents**



![](_page_5_Picture_257.jpeg)

![](_page_6_Picture_318.jpeg)

![](_page_7_Picture_124.jpeg)

# <span id="page-8-0"></span>**3. System Overview**

# **3.1 Introduction**

The EFR32 product family combines an energy-friendly MCU with a high performance radio transceiver. The devices are well suited for secure connected IoT multi-protocol devices requiring high performance and low energy consumption. This section gives a short introduction to the full radio and MCU system. The detailed functional description can be found in the EFR32xG23 Reference Manual.

A block diagram of the EFR32FG23 family is shown in Figure 3.1 Detailed EFR32FG23 Block Diagram on page 9. The diagram shows a superset of features available on the family, which vary by part number. For more information about specific device features, consult [Ordering Information.](#page-2-0)

![](_page_8_Figure_5.jpeg)

**Figure 3.1. Detailed EFR32FG23 Block Diagram**

# **3.2 Radio**

The EFR32FG23 family features a radio transceiver supporting proprietary wireless protocols.

# **3.2.1 Antenna Interface**

The sub-GHz antenna interface consists of two single-ended input pins (SUBG\_I0 and SUBG\_I1) that interface directly to two LNAs and two single-ended output pins that interface directly to two +14 dBm or +20 dBm PA (SUBG\_O0 and SUBG\_O1). Integrated switches select either SUBG\_O0 or SUBG\_O1 to be the active path. The RF0 interface uses SUBG\_I0 and SUBG\_O0, while the RF1 interface uses SUBG\_I1 and SUBG\_O1.

The external components and power supply connections for the antenna interface typical applications are shown in the RF Matching Networks section.

#### <span id="page-9-0"></span>**3.2.2 Fractional-N Frequency Synthesizer**

The EFR32FG23 contains a high performance, low phase noise, fully integrated fractional-N frequency synthesizer. The synthesizer is used in receive mode to generate the LO frequency for the down-conversion mixer. It is also used in transmit mode to directly generate the modulated RF carrier.

The fractional-N architecture provides excellent phase noise performance, frequency resolution better than 24.8 Hz, and low energy consumption. The synthesizer's fast frequency settling allows for very short receiver and transmitter wake up times to reduce system energy consumption.

#### **3.2.3 Receiver Architecture**

The EFR32FG23 uses a low-IF receiver architecture, consisting of a Low-Noise Amplifier (LNA) followed by an I/Q down-conversion mixer, employing a crystal reference. The I/Q signals are further filtered and amplified before being sampled by the IF analog-to-digital converter (IFADC).

The IF frequency is configurable from 150 kHz to 1371 kHz. The IF can further be configured for high-side or low-side injection, providing flexibility with respect to known interferers at the image frequency.

The Automatic Gain Control (AGC) module adjusts the receiver gain to optimize performance and avoid saturation for excellent selectivity and blocking performance. The sub-GHz radio can be calibrated on-demand by the user for the desired frequency band.

Demodulation is performed in the digital domain. The demodulator performs configurable decimation and channel filtering to allow receive bandwidths ranging from 0.1 to 2530 kHz. High carrier frequency and baud rate offsets are tolerated by active estimation and compensation. Advanced features supporting high quality communication under adverse conditions include forward error correction by block and convolutional coding as well as Direct Sequence Spread Spectrum (DSSS).

A Received Signal Strength Indicator (RSSI) is available for signal quality metrics, for level-based proximity detection, and for RF channel access by Collision Avoidance (CA) or Listen Before Talk (LBT) algorithms. An RSSI capture value is associated with each received frame and the dynamic RSSI measurement can be monitored throughout reception.

The EFR32FG23 features integrated support for antenna diversity to improve link budget configuration in the sub-GHz band, using complementary control outputs to an external switch. Internal configurable hardware controls automatic switching between antennae during RF receive detection operations.

#### **3.2.4 Transmitter Architecture**

The EFR32FG23 uses a direct-conversion transmitter architecture. For constant envelope modulation formats, the modulator controls phase and frequency modulation in the frequency synthesizer. Transmit symbols or chips are optionally shaped by a digital shaping filter. The shaping filter is fully configurable, including the BT product, and can be used to implement Gaussian or Raised Cosine shaping.

Carrier Sense Multiple Access - Collision Avoidance (CSMA-CA) or Listen Before Talk (LBT) algorithms can be automatically timed by the EFR32FG23. These algorithms are typically defined by regulatory standards to improve inter-operability in a given bandwidth between devices that otherwise lack synchronized RF channel access.

# **3.2.5 Packet and State Trace**

The EFR32FG23 Frame Controller has a packet and state trace unit that provides valuable information during the development phase. It features:

- Non-intrusive trace of transmit data, receive data and state information
- Data observability on a single-pin UART data output, or on a two-pin SPI data output
- Configurable data output bitrate / baudrate
- Multiplexed transmitted data, received data and state / meta information in a single serial data stream

#### **3.2.6 Data Buffering**

The EFR32FG23 features an advanced Radio Buffer Controller (BUFC) capable of handling up to 4 buffers of adjustable size from 64 bytes to 4096 bytes. Each buffer can be used for RX, TX or both. The buffer data is located in RAM, enabling zero-copy operations.

# <span id="page-10-0"></span>**3.2.7 Radio Controller (RAC)**

The Radio Controller controls the top level state of the radio subsystem in the EFR32FG23. It performs the following tasks:

- Precisely-timed control of enabling and disabling of the receiver and transmitter circuitry
- Run-time calibration of receiver, transmitter and frequency synthesizer
- Detailed frame transmission timing, including optional LBT or CSMA-CA

# **3.2.8 Preamble Sense Mode**

Preamble Sense Mode (PSM) is a radio receiver mode suitable for very low power applications. PSM takes advantage of fast preamble detection and, when combined with duty cycling of the receiver, can significantly reduce the average receive current in a system. PSM is only supported by 2(G)FSK modulation and the power saving is dependent on the protocol. PSM has higher benefit with long preambles and lower data rates. PSM can be used via the Signal Qualifier (SQ) feature.

# **3.3 General Purpose Input/Output (GPIO)**

EFR32FG23 has up to 31 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

All of the pins on ports A and port B are EM2 capable. These pins may be used by Low-Energy peripherals in EM2/3 and may also be used as EM2/3 pin wake-ups. Pins on ports C and D are latched/retained in their current state when entering EM2 until EM2 exit upon which internal peripherals could once again drive those pads.

A few GPIOs also have EM4 wake functionality. These pins are listed in [6.5 Alternate Function Table.](#page-125-0)

# **3.4 Keypad Scanner (KEYSCAN)**

A low-energy keypad scanner (KEYSCAN) is included, which can scan up to a 6 x 8 matrix of keyboard switches. The KEYSCAN peripheral contains logic for debounce and settling time, allowing it to scan through the switch matrix autonomously in EM0 and EM1, and interrupt the processor when a key press is detected. A wake-on-keypress feature is also supported, allowing for the detection of any key press down to EM3.

# **3.5 Clocking**

# **3.5.1 Clock Management Unit (CMU)**

The Clock Management Unit controls oscillators and clocks in the EFR32FG23. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

# **3.5.2 Internal and External Oscillators**

The EFR32FG23 supports two crystal oscillators and fully integrates four RC oscillators, listed below.

- A high frequency crystal oscillator (HFXO) with integrated load capacitors, tunable in small steps, provides a precise timing reference for the MCU. The HFXO provides excellent RF clocking performance using a 39.0 MHz crystal. The HFXO can also support an external clock source such as a TCXO for applications that require an extremely accurate clock frequency over temperature.
- A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system, when crystal accuracy is not required. The HFRCO employs fast start-up at minimal energy consumption combined with a wide frequency range, from 1 MHz to 80 MHz.
- An integrated fast start-up RC oscillator (FSRCO) that runs at a fixed 20 MHz
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) for low power operation where high accuracy is not required.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

#### <span id="page-11-0"></span>**3.6 Counters/Timers and PWM**

# **3.6.1 Timer/Counter (TIMER)**

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the Peripheral Reflex System (PRS). The core of each TIMER is a 16-bit or 32-bit counter with up to 3 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers. In addition some timers offer dead-time insertion.

See [3.14 Configuration Summary](#page-20-0) for information on the feature set of each timer.

# **3.6.2 Low Energy Timer (LETIMER)**

The unique LETIMER is a 24-bit timer that is available in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Peripheral Reflex System (PRS), and can be configured to start counting on compare matches from other peripherals such as the Real Time Clock.

# **3.6.3 System Real Time Clock with Capture (SYSRTC)**

The System Real Time Clock (SYSRTC) is a 32-bit counter providing timekeeping down to EM3. The SYSRTC can be clocked by any of the on-board low-frequency oscillators, and it is capable of providing system wake-up at user defined intervals.

# **3.6.4 Back-Up Real Time Counter (BURTC)**

The Back-Up Real Time Counter (BURTC) is a 32-bit counter providing timekeeping in all energy modes, including EM4. The BURTC can be clocked by any of the on-board low-frequency oscillators, and it is capable of providing system wake-up at user-defined intervals.

# **3.6.5 Watchdog Timer (WDOG)**

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by the Peripheral Reflex System (PRS).

# **3.7 Communications and Other Digital Peripherals**

# **3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)**

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I 2S

# **3.7.2 Enhanced Universal Synchronous/Asynchronous Receiver/Transmitter (EUSART)**

The Enhanced Universal Synchronous/Asynchronous Receiver/Transmitter supports full duplex asynchronous UART communication with hardware flow control, RS-485, and IrDA support. The EUSART also supports high-speed SPI. In EM0 and EM1 the EUSART provides a high-speed, buffered communication interface.

When routed to GPIO ports A or B, the EUSART0 may also be used in a low-energy mode and operate in EM2. A 32.768 kHz clock source allows full duplex UART communication up to 9600 baud. EUSART0 can also act as a SPI secondary device in EM2 and EM3, and wake the system when data is received from an external bus controller.

### <span id="page-12-0"></span>**3.7.3 Inter-Integrated Circuit Interface (I2C)**

The  $12C$  module provides an interface between the MCU and a serial  $12C$  bus. It is capable of acting as a main or secondary interface and supports multi-drop buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Bus arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I<sup>2</sup>C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of addresses is provided in active and low energy modes. Note that not all instances of  ${}^{12}C$  are available in all energy modes.

#### **3.7.4 Peripheral Reflex System (PRS)**

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality such as simple logic operations (AND, OR, NOT) can be applied by the PRS to the signals. The PRS allows peripherals to act autonomously without waking the MCU core, saving power.

#### **3.7.5 Low Energy Sensor Interface (LESENSE)**

The Low Energy Sensor Interface LESENSE<sup>TM</sup> is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators, ADC, and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable finite state machine which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

# <span id="page-13-0"></span>**3.8 Secure Vault Features**

A dedicated hardware secure engine containing its own CPU enables the Secure Vault functions. It isolates cryptographic functions and data from the host Cortex-M33 core, and provides several additional security features. The EFR32FG23 family includes devices with Secure Vault High and Secure Vault Mid capabilities, which are summarized in the table below.

# **Table 3.1. Secure Vault Features**

![](_page_13_Picture_177.jpeg)

# **3.8.1 Secure Boot with Root of Trust and Secure Loader (RTSL)**

The Secure Boot with RTSL authenticates a chain of trusted firmware that begins from an immutable memory (ROM).

It prevents malware injection, prevents rollback, ensures that only authentic firmware is executed, and protects Over The Air updates.

For more information about this feature, see [AN1218: Series 2 Secure Boot with RTSL](https://www.silabs.com/documents/public/application-notes/an1218-secure-boot-with-rtsl.pdf).

# <span id="page-14-0"></span>**3.8.2 Cryptographic Accelerator**

The Cryptographic Accelerator is an autonomous hardware accelerator with Differential Power Analysis (DPA) countermeasures to protect keys.

It supports AES encryption and decryption with 128/192/256-bit keys, ChaCha20 encryption, and Elliptic Curve Cryptography (ECC) to support public key operations, and hashes.

Supported block cipher modes of operation for AES include:

- ECB (Electronic Code Book)
- CTR (Counter Mode)
- CBC (Cipher Block Chaining)
- CFB (Cipher Feedback)
- GCM (Galois Counter Mode)
- CCM (Counter with CBC-MAC)
- CBC-MAC (Cipher Block Chaining Message Authentication Code)
- GMAC (Galois Message Authentication Code)

The Cryptographic Accelerator accelerates Elliptical Curve Cryptography and supports the NIST (National Institute of Standards and Technology) recommended curves including P-192, P-256, P-384, and P-521 for ECDH (Elliptic Curve Diffie-Hellman) key derivation, and ECDSA (Elliptic Curve Digital Signature Algorithm) sign and verify operations. Also supported is the non-NIST Curve25519 for ECDH and Ed25519 for EdDSA (Edwards-curve Digital Signature Algorithm) sign and verify operations.

Secure Vault also supports ECJ-PAKE (Elliptic Curve variant of Password Authenticated Key Exchange by Juggling) and PBKDF2 (Password-Based Key Derivation Function 2).

Supported hashes include SHA-1, SHA-2/256/384/512 and Poly1305.

This implementation provides a fast and energy efficient solution to state of the art cryptographic needs.

# **3.8.3 True Random Number Generator**

The True Random Number Generator module is a non-deterministic random number generator that harvests entropy from a thermal energy source. It includes start-up health tests for the entropy source as required by NIST SP800-90B and AIS-31 as well as online health tests required for NIST SP800-90C.

The TRNG is suitable for periodically generating entropy to seed an approved pseudo random number generator.

# **3.8.4 Secure Debug with Lock/Unlock**

For obvious security reasons, it is critical for a product to have its debug interface locked before being released in the field.

In addition, Secure Vault High also provides a secure debug unlock function that allows authenticated access based on public key cryptography. This functionality is particularly useful for supporting failure analysis while maintaining confidentiality of IP and sensitive enduser data.

For more information about this feature, see [AN1190: Series 2 Secure Debug](https://www.silabs.com/documents/public/application-notes/an1190-efr32-secure-debug.pdf).

# **3.8.5 DPA Countermeasures**

The AES and ECC accelerators have Differential Power Analysis (DPA) countermeasures support. This makes it very expensive from a time and effort standpoint to use DPA to recover secret keys.

# **3.8.6 Secure Key Management with PUF**

Key material in Secure Vault High products is protected by "key wrapping" with a standardized symmetric encryption mechanism. This method has the advantage of protecting a virtually unlimited number of keys, limited only by the storage that is accessible by the Cortex-M33, which includes off-chip storage as well. The symmetric key used for this wrapping and unwrapping must be highly secure because it can expose all other key materials in the system. The Secure Vault Key Management system uses a Physically Unclonable Function (PUF) to generate a persistent device-unique seed key on power up to dynamically generate this critical wrapping/unwrapping key which is only visible to the AES encryption engine and is not retained when the device loses power.

# <span id="page-15-0"></span>**3.8.7 Anti-Tamper**

Secure Vault High devices provide internal tampers monitoring the system such as voltage, temperature, and electromagnetic pulses as well as detecting tamper of the security sub-system itself. Additionally, 8 external configurable tamper pins support external tamper sources, such as case tamper switches.

For each tamper event, the user is able to select the severity of the tamper response ranging from an interrupt, to a reset, to destroying the PUF reconstruction data which will make all protected key materials un-recoverable and effectively render the device inoperable. The tamper system also has an internal resettable event counter with programmable trigger threshold and refresh periods to mitigate false positive tamper events.

For more information about this feature, see [AN1247: Anti-Tamper Protection Configuration and Use.](https://www.silabs.com/documents/public/application-notes/an1247-efr32-secure-vault-tamper.pdf)

#### **3.8.8 Secure Attestation**

Secure Vault High products support Secure Attestation, which begins with a secure identity that is created during the Silicon Labs manufacturing process. During device production, each device generates its own public/private keypair and securely stores the wrapped private key into immutable OTP memory and this key never leaves the device. The corresponding public key is extracted from the device and inserted into a binary DER-encoded X.509 device certificate, which is signed into a Silicon Labs CA chain and then programmed back into the chip into an immutable OTP memory.

The secure identity can be used to authenticate the chip at any time in the life of the product. The production certification chain can be requested remotely from the product. This certification chain can be used to verify that the device was authentically produced by Silicon Labs. The device unique public key is also bound to the device certificate in the certification chain. A challenge can be sent to the chip at any point in time to be signed by the device private key. The public key in the device certificate can then be used to verify the challenge response, proving that the device has access to the securely-stored private key, which prevents counterfeit products or impersonation attacks.

For more information about this feature, see [AN1268: Authenticating Silicon Labs Devices Using Device Certificates.](https://www.silabs.com/documents/public/application-notes/an1268-efr32-secure-identity.pdf)

#### **3.9 Analog**

#### **3.9.1 Analog to Digital Converter (IADC)**

The IADC is a hybrid architecture combining techniques from both SAR and Delta-Sigma style converters. It has a resolution of 12 bits at 1 Msps and 16 bits at up to 76.9 ksps. Hardware oversampling reduces system-level noise over multiple front-end samples. The IADC includes integrated voltage reference options. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

#### **3.9.2 Analog Comparator (ACMP)**

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

#### **3.9.3 Digital to Analog Converter (VDAC)**

The Digital to Analog Converter (VDAC) can convert a digital value to an analog output voltage. The VDAC is a fully differential, 500 ksps, 12-bit converter. The opamps are used in conjunction with the VDAC, to provide output buffering. One opamp is used per singleended channel, or two opamps are used to provide differential outputs. The VDAC may be used for a number of different applications such as sensor interfaces or sound output. The VDAC can generate high-resolution analog signals while the MCU is operating at low frequencies and with low total power consumption. Using DMA and a timer, the VDAC can be used to generate waveforms without any CPU intervention. The VDAC is available in all energy modes down to and including EM3.

# **3.9.4 Liquid Crystal Display Driver (LCD)**

The LCD driver is capable of driving a segmented LCD with up to 4x20 segments. A voltage boost function enables it to provide the LCD with higher voltage than the supply voltage for the device. A patented charge redistribution driver can reduce the LCD peripheral supply current by up to 40%. In addition, an animation feature can run custom animations on the LCD without any CPU intervention. The LCD driver can also remain active even in Energy Mode 2 and provides a Frame Counter interrupt that can wake-up the device on a regular basis for updating data.

#### <span id="page-16-0"></span>**3.10 Power**

The EFR32FG23 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. An integrated DC-DC buck regulator can optionally be utilized to further reduce the current consumption. The DC-DC regulator requires one external inductor and one external capacitor.

The EFR32FG23 device family includes support for internal supply voltage scaling, as well as two different power domains groups for peripherals. These enhancements allow for further supply current reductions and lower overall power consumption.

#### **3.10.1 Energy Management Unit (EMU)**

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to implement system-wide voltage scaling and turn off the power to unused RAM blocks to optimize the energy consumption in the target application. The DC-DC regulator operation is tightly integrated with the EMU.

#### **3.10.2 Voltage Scaling**

The EFR32FG23 supports supply voltage scaling for the LDO powering DECOUPLE, with independent selections for EM0 / EM1 and EM2 / EM3. Voltage scaling helps to optimize the energy efficiency of the system by operating at lower voltages when possible. The EM0 / EM1 voltage scaling level defaults to VSCALE2, which allows the core to operate in active mode at full speed. The intermediate level, VSCALE1, allows operation in EM0 and EM1 at up to 40 MHz. The lowest level, VSCALE0, can be used to conserve power further in EM2 and EM3. The EMU will automatically switch the target voltage scaling level when transitioning between energy modes.

# **3.10.3 DC-DC Converter**

The DC-DC buck converter covers a wide range of load currents, providing high efficiency in energy modes EM0, EM1, EM2 and EM3. RF noise mitigation allows operation of the DC-DC converter without significantly degrading sensitivity of radio components. An on-chip supply-monitor signals when the supply voltage is low to allow bypass of the regulator via programmable software interrupt. It employs soft switching at boot and DCDC regulating-to-bypass transitions to limit the max supply slew-rate and mitigate inrush current.

#### <span id="page-17-0"></span>**3.10.4 Power Domains**

Peripherals may exist on several independent power domains which are powered down to minimize supply current when not in use. Power domains are managed automatically by the EMU.

The lowest-energy power domain is the "high-voltage" power domain (PDHV), which supports extremely low-energy infrastructure and peripherals. Circuits powered from PDHV are always on and available in all energy modes down to EM4.

The next power domain is the low power domain (PD0), which is further divided to power subsets of peripherals. All PD0 power domains are shut down in EM4. Circuits powered from PD0 power domains may be available in EM0, EM1, EM2, and EM3.

Low power domain A (PD0A) is the base power domain for EM2 and EM3 and will always remain on in EM0-EM3. It powers the most commonly-used EM2 and EM3-capable peripherals and infrastructure required to operate in EM2 and EM3. Auxiliary PD0 power domains (PD0B, PD0C, PD0D, PD0E) power additional EM2- and EM3-capable peripherals on demand. If any peripherals on one of the auxiliary power domains is enabled, that power domain will be active in EM2 and EM3. Otherwise, the auxiliary PD0 power domains will be shut down to reduce current.

**Note:** Power domain PD0E is also turned on when peripherals on PD0B, PD0C, or PD0D are used.

The active power domain (PD1) powers the rest of the device circuitry, including the CPU core and EM0 / EM1 peripherals. PD1 is always powered on in EM0 and EM1. PD1 is always shut down in EM2, EM3, and EM4.

Table 3.2 Peripheral Power Subdomains on page 18 shows the peripherals on the PDHV and PD0x domains. Any peripheral not listed is on PD1.

![](_page_17_Picture_175.jpeg)

#### **Table 3.2. Peripheral Power Subdomains**

#### **3.11 Reset Management Unit (RMU)**

The RMU is responsible for handling reset of the EFR32FG23. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

# <span id="page-18-0"></span>**3.12 Core and Memory**

# **3.12.1 Processor Core**

The ARM Cortex-M processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M33 RISC processor achieving 1.50 Dhrystone MIPS/MHz
- ARM TrustZone security technology
- Embedded Trace Macrocell (ETM) for real-time trace and debug
- Up to 512 kB flash program memory
- Up to 64 kB RAM data memory
- Configuration and event handling of all modules
- 2-pin Serial-Wire debug interface

# **3.12.2 Memory System Controller (MSC)**

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M33 and LDMA. In addition to the main flash array where Program code is normally written the MSC also provides an Information block where additional information such as special user information or flash-lock bits are stored. There is also a readonly page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

# **3.12.3 Linked Direct Memory Access Controller (LDMA)**

The Linked Direct Memory Access (LDMA) controller allows the system to perform memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling sophisticated operations to be implemented.

# <span id="page-19-0"></span>**3.13 Memory Map**

The EFR32FG23 memory map is shown in the figures below. RAM and flash sizes are for the largest memory configuration.

![](_page_19_Picture_29.jpeg)

# **Figure 3.2. EFR32FG23 Memory Map — Core Peripherals and Code Space**

# <span id="page-20-0"></span>**3.14 Configuration Summary**

The features of the EFR32FG23 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

# **Table 3.3. Configuration Summary**

![](_page_20_Picture_139.jpeg)

#### **Note:**

1. EM2 and EM3 operation is only supported for digital peripheral I/O on Port A and Port B. All GPIO ports support digital peripheral operation in EM0 and EM1.

# <span id="page-21-0"></span>**4. Electrical Specifications**

# **4.1 Electrical Characteristics**

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on  $T_A=25$  °C and all supplies at 3.3 V, by production test and/or technology characterization.
- Radio performance numbers are measured in conducted mode, based on Silicon Laboratories reference designs using output power-specific external RF impedance-matching networks for interfacing to a 50  $\Omega$  antenna.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

Due to on-chip circuitry (e.g., diodes), some EFR32FG23 power supply pins have a dependent relationship with one or more other power supply pins. These internal relationships between the external voltages applied to the various EFR32FG23 supply pins are defined below. Exceeding the below constraints can result in damage to the device and/or increased current draw.

- VREGVDD and DVDD
	- In systems using the DCDC converter, DVDD (the buck converter output) should not be driven externally and VREGVDD (the buck converter input) must be greater than DVDD (VREGVDD ≥ DVDD)
	- In systems not using the DCDC converter, DVDD must be shorted to VREGVDD on the PCB (VREGVDD = DVDD)
- AVDD, IOVDD: No dependency with each other or any other supply pin. Additional leakage may occur if DVDD remains unpowered with power applied to these supplies.
- DVDD ≥ DECOUPLE
- PAVDD ≥ RFVDD

# <span id="page-22-0"></span>**4.2 Absolute Maximum Ratings**

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at [https://www.silabs.com/about-us/corporate-responsibility/commitment-to](https://www.silabs.com/about-us/corporate-responsibility/commitment-to-quality)[quality](https://www.silabs.com/about-us/corporate-responsibility/commitment-to-quality).

![](_page_22_Picture_329.jpeg)

# **Table 4.1. Absolute Maximum Ratings**

**Note:**

1. When operating as an LCD driver, the output voltage on a GPIO may safely exceed this specification. The pin output voltage may be up to 3.8 V in this case.

2. The RESETn pin has a pull-up device to the DVDD supply. For minimum leakage, RESETn should not exceed the voltage at DVDD.

# <span id="page-23-0"></span>**4.3 General Operating Conditions**

![](_page_23_Picture_414.jpeg)

# **Table 4.2. General Operating Conditions**

<span id="page-24-0"></span>![](_page_24_Picture_83.jpeg)

2. The DVDD supply is monitored by the DVDD BOD in EM0/1 and the LE DVDD BOD in EM2/3/4.

- 3. The system designer should consult the characteristic specs of the capacitor used on DECOUPLE to ensure its capacitance value stays within the specified bounds across temperature and DC bias.
- 4. The recommended radio crystal frequency for the sub-GHz radio is 39.0 MHz. The minimum and maximum RHCLK frequency in this table represent the design timing limits, which are much wider than the typical crystal tolerance.

# <span id="page-25-0"></span>**4.4 DC-DC Converter**

Test conditions:  $L_{DCDC}$  = 2.2 µH (Samsung CIG22H2R2MNE),  $C_{DCDC}$  = 4.7 µF (TDK CGA5L3X8R1C475K160AB), V<sub>VREGVDD</sub> = 3.3 V, V<sub>OUT</sub> = 1.8 V, IPKVAL in EM0/1 modes is set to 150 mA, and in EM2/3 modes is set to 90 mA, unless otherwise indicated.

# **Table 4.3. DC-DC Converter**

![](_page_25_Picture_440.jpeg)

<span id="page-26-0"></span>![](_page_26_Picture_211.jpeg)

**Note:**

1. During radio transmit operations, the RAIL library will place the DCDC into a mode that increases the maximum load current, to support higher TX output power supplied from the DCDC converter.

2. Pulse-pairing is an optional feature to improve performance at radio frequencies below 550 MHz, but has limited output current. It is enabled by default when using RAIL with an IPKVAL setting of 3 or less. Pulse pairing may be disabled from application code by setting IPKVAL > 3. This must be done before RAIL software is initialized.

3. TDK CGA5L3X8R1C475K160AB used for performance characterization. Actual capacitor values can be significantly de-rated from their specified nominal value by the rated tolerance, as well as the application's AC voltage, DC bias, and temperature. The minimum capacitance counting all error sources should be no less than 3.6 µF.

# <span id="page-27-0"></span>**4.5 Thermal Characteristics**

![](_page_27_Picture_254.jpeg)

# **Table 4.4. Thermal Characteristics**

#### **Note:**

1. Based on 4 layer PCB with dimension 3" x 4.5", PCB Thickness of 1.6 mm, per JEDEC. PCB Center Land with 9 Via to top internal plane of PCB.

# <span id="page-28-0"></span>**4.6 Current Consumption**

# **4.6.1 MCU current consumption using DC-DC at 3.3 V input**

Unless otherwise indicated, typical conditions are: VREGVDD = 3.3 V. AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V from DC-DC. Voltage scaling level = VSCALE1.  $T_A$  = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at  $T_A$  = 25 °C.

# **Table 4.5. MCU current consumption using DC-DC at 3.3 V input**

![](_page_28_Picture_322.jpeg)

![](_page_29_Picture_284.jpeg)

**Note:**

1. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See [3.10.4 Power](#page-17-0) [Domains](#page-17-0) for a list of the peripherals in each power domain. Note that if the PD0B, PD0C, or PD0D domains are enabled, PD0E will also automatically be enabled.

#### <span id="page-30-0"></span>**4.6.2 MCU current consumption at 3.3 V**

Unless otherwise indicated, typical conditions are: AVDD = DVDD = RFVDD = PAVDD = VREGVDD = 3.3 V. DC-DC not used. Voltage scaling level = VSCALE1.  $T_A$  = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at  $T_A$  = 25 °C.

![](_page_30_Picture_319.jpeg)

# **Table 4.6. MCU current consumption at 3.3 V**

![](_page_31_Picture_380.jpeg)

<span id="page-32-0"></span>![](_page_32_Picture_46.jpeg)

#### <span id="page-33-0"></span>**4.6.3 MCU current consumption at 1.8 V**

Unless otherwise indicated, typical conditions are: AVDD = DVDD = RFVDD = PAVDD = VREGVDD = 1.8 V. DC-DC not used. Voltage scaling level = VSCALE1.  $T_A$  = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at  $T_A$  = 25 °C.

![](_page_33_Picture_319.jpeg)

# **Table 4.7. MCU current consumption at 1.8 V**

![](_page_34_Picture_335.jpeg)

# **Note:**

1. Extra current consumed by power domain. Does not include current associated with the enabled peripherals. See [3.10.4 Power](#page-17-0) [Domains](#page-17-0) for a list of the peripherals in each power domain. Note that if the PD0B, PD0C, or PD0D domains are enabled, PD0E will also automatically be enabled.

#### <span id="page-35-0"></span>**4.6.4 Radio current consumption at 3.3 V with DCDC**

RF current consumption measured with HCLK = 39.0 MHz, and all MCU peripherals disabled. Unless otherwise indicated, typical conditions are: VREGVDD = 3.3 V. AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V from DC-DC. T<sub>A</sub> = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at  $T_A$  = 25 °C.

![](_page_35_Picture_423.jpeg)

+20 dBm output power<sup>[4](#page-36-0)</sup>, PAVDD

= 3.3V

# **Table 4.8. Radio current consumption at 3.3 V with DCDC**
## EFR32FG23 Wireless SoC Family Data Sheet Electrical Specifications



#### **4.6.5 Radio current consumption at 3.3V**

RF current consumption measured with HCLK = 39.0 MHz, and all MCU peripherals disabled. Unless otherwise indicated, typical conditions are: AVDD = DVDD = IOVDD = RFVDD = PAVDD = 3.3 V. T<sub>A</sub> = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at  $T_A = 25$  °C.



## **Table 4.9. Radio current consumption at 3.3V**

<span id="page-38-0"></span>

1. EM1P operation is 0.35 mA lower than EM1 operation

2. Using the +10 dBm matching network for 868/915/920 MHz Bands.

3. Using the +14 dBm matching network for 868/915/920 MHz Bands.

4. Using the +20 dBm matching network for 868/915/920 MHz Bands.

#### **4.6.6 Radio current consumption at 1.8V**

RF current consumption measured with HCLK = 39.0 MHz, and all MCU peripherals disabled. Unless otherwise indicated, typical conditions are: AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8V.  $T_A$  = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation at  $T_A = 25$  °C.



# **Table 4.10. Radio current consumption at 1.8V**

**Note:**

1. EM1P operation is 0.35 mA lower than EM1 operation

2. Using the +10 dBm matching network for 868/915/920 MHz Bands.

3. Using the +14 dBm matching network for 868/915/920 MHz Bands.

# **4.7 Wake Up, Entry, and Exit times**

Unless otherwise specified, these times are measured using the HFRCO at 19 MHz, with the DPLL disabled.



# **Table 4.11. Wake Up, Entry, and Exit times**

**Note:**

1. Voltage scaling one level is between VSCALE0 and VSCALE1 or between VSCALE1 and VSCALE2.

2. Voltage scaling two levels is between VSCALE0 and VSCALE2.

3. During voltage scaling in EM0, RAM is inaccessible and processor will be halted until complete.

# **4.8 Flash Characteristics**



# **Table 4.12. Flash Characteristics**

**Note:**

1. Flash data retention information is published in the Quarterly Quality and Reliability Report.

2. Page Erase time is measured from setting the ERASEPAGE bit in the MSC\_WRITECMD register until the BUSY bit in the MSC-STATUS register is cleared to 0. Internal set-up and hold times are included.

3. Mass Erase is issued by the CPU and erases all of User space.

4. Mass Erase time is measured from setting the ERASEMAIN0 bit in the MSC\_WRITECMD register until the BUSY bit in the MSC-STATUS register is cleared to 0. Internal set-up and hold times are included.

#### **4.9 Sub-GHz RF Transceiver Characteristics**

# **4.9.1 RF Transmitter Characteristics**

# **4.9.1.1 920 MHz Band +13 dBm RF Transmitter Characteristics**

This table is for devices with a output power rating of +14 dBm using the 868/915/920 MHz MHz 14 dBm matching network as shown in the typical connections section. Emissions are measured at 13 dBm and 0 dBm. Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 924 MHz.





<span id="page-43-0"></span>

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

2. The transmit power for the 922.3 to 928.1 Band MHz is normally limited to +13 dBm (20 mW). For best efficiency at 13 dBm the 14 dBm devices are recommended with the 14 dBm match.

- 3. The 14 dBm match is optimized for best efficiency at 14 dBm. The maximum output power can go up to the maximum rating. Emissions for this band are tested with the output power set to 13 dBm (20 mW) and 0 dBm (1mW).
- 4. Measured per ARIB T108, Section 3.3,  $f_c$  = 924 MHz, 922.3 to 928.1 frequency band, 50 kbps, 2GFSK, BT = 0.5, Δf =  $±$  25 kHz, PN9 sequence, 200 kHz channel spacing, n = 1.
- 5. Measured per ARIB T108, Section 3.3, f<sub>c</sub> = 924 MHz, 922.3 to 928.1 frequency band, 100 kbps, 2GFSK, BT = 0.5, Δf =  $\pm$  25 kHz, PN9 sequence, 400 kHz channel spacing, n = 2.

6. Measured per ARIB T108, Part 2 Section 3.2, $f_c$  = 916 MHz, 915.9 to 916.9 frequency band, 50 kbps, 2GFSK, BT = 0.5, Δf =  $±$  25 kHz, PN9 sequence, 200 kHz channel spacing, n = 1.

7. Measured per ARIB T108, Part 2 Section 3.2, $\rm f_c$  = 924 MHz, 922.3 to 928.1 frequency band, 50 kbps, 2GFSK, BT = 0.5,  $\rm \Delta f$  =  $\pm$  25 kHz, PN9 sequence, 200 kHz channel spacing, n = 1.

#### **4.9.1.2 915 MHz Band +20 dBm RF Transmitter Characteristics**

This table is for devices with a output power rating of +20 dBm using the 868/915/920 MHz +20 dBm matching network as shown in the typical connections section. Unless otherwise indicated, typical conditions are:  $T_A = 25 °C$ , VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = 1.8 V powered from DCDC. PAVDD = 3.3V. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 915 MHz.



# **Table 4.14. 915 MHz Band +20 dBm RF Transmitter Characteristics**

<span id="page-45-0"></span>

### **4.9.1.3 915 MHz Band +14 dBm RF Transmitter Characteristics**

This table is for devices with a output power rating of +14 dBm using the 868/915/920 MHz 14 dBm matching network as shown in the typical connections section. Unless otherwise indicated, typical conditions are:  $T_A = 25 °C$ , VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 915 MHz.



### **Table 4.15. 915 MHz Band +14 dBm RF Transmitter Characteristics**

#### **Note:**

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

2. The 14 dBm match is optimized for best efficiency at 14 dBm. The maximum output power can go up to the maximum rating. Emissions are tested with the output power set to 14 dBm.

3. FCC Title 47 CFR Part 15 Section 15.247 Operation within the bands 902-928 MHz, 2400-2483.5 MHz, and 5725-5850 MHz.

4. FCC Title 47 CFR Part 15 Section 15.205 Restricted bands of operation.

5. FCC Title 47 CFR Part 15 Section 15.209 Radiated emission limits; general requirements.

#### **4.9.1.4 868 MHz Band +20 dBm RF Transmitter Characteristics**

This table is for devices with a output power rating of +20 dBm using the 868/915/920 MHz +20 dBm matching network as shown in the typical connections section. Unless otherwise indicated, typical conditions are:  $T_A = 25 °C$ , VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = 1.8 V powered from DCDC. PAVDD = 3.3V. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 869.5 MHz.



## **Table 4.16. 868 MHz Band +20 dBm RF Transmitter Characteristics**

**Note:**

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

2. The 20 dBm match is optimized for best efficiency at 20 dBm. The maximum output power can go up to the maximum rating. Emissions are tested with the output power set to 20 dBm.

3. Spurious emission limits per EN 300-220-1 v3.1.1 5.9.2

4. Conducted measurement per EN 300-220-1 v3.1.1 5.9.3.3.1

#### **4.9.1.5 868 MHz Band +14 dBm RF Transmitter Characteristics**

This table is for devices with a output power rating of +14 dBm using the 868/915/920 MHz +14 dBm matching network as shown in the typical connections section. Unless otherwise indicated, typical conditions are:  $T_A = 25 °C$ , VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 868.3 MHz.



### **Table 4.17. 868 MHz Band +14 dBm RF Transmitter Characteristics**

**Note:**

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

2. The 14 dBm match is optimized for best efficiency at 14 dBm. The maximum output power can go up to the maximum rating. Emissions are tested with the output power set to 14 dBm.

3. Spurious emission limits per EN 300-220-1 v3.1.1 5.9.2

4. Conducted measurement per EN 300-220-1 v3.1.1 5.9.3.3.1

#### **4.9.1.6 470 MHz Band +17 dBm RF Transmitter Characteristics**

This table is for devices with a output power rating of +17 dBm usnig the 470 MHz Band +17 dBm matching network as shown in the typical connections section. Unless otherwise indicated, typical conditions are:  $T_A = 25 °C$ , VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = 1.8 V powered from DCDC. PAVDD = 3.3V. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 490 MHz.



## **Table 4.18. 470 MHz Band +17 dBm RF Transmitter Characteristics**

### **Note:**

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

2. The +17 dBm match is optimized for best efficiency at +17 dBm. The maximum output power can go up to the maximum rating. Emissions are tested with the output power set to +17 dBm.

3. Specific regional requirements for this band normally limit the maximum Tx power in this band to +17 dBm or less. Only the 20 dBm part numbers are reccomended for this band.

#### **4.9.1.7 433 MHz Band +10 dBm RF Transmitter Characteristics**

This table is for devices with a output power rating of +14 dBm using the 433 MHz 10 dBm matching network as shown in the typical connections section. Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 433.92 MHz.



#### **Table 4.19. 433 MHz Band +10 dBm RF Transmitter Characteristics**

<span id="page-51-0"></span>

#### **4.9.1.8 315 MHz Band +10 dBm RF Transmitter Characteristics**

This table is for devices with a output power rating of +14 dBm using the 315 MHz +10 dBm matching network as shown in the typical connections section. Unless otherwise indicated, typical conditions are:  $T_A = 25 °C$ , VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 315 MHz.



## **Table 4.20. 315 MHz Band +10 dBm RF Transmitter Characteristics**

**Note:**

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

2. Using the +10 dBm matching network for the 315 MHz Band. The 10 dBm match is optimized for best efficiency at 10 dBm. The maximum output power can go up to the maximum rating. Emissions are tested with the output power set to 10 dBm.

3. The transmit power for the 314MHz to 316 Band MHz is normally limited to +10 dBm. Only 14 dBm part numbers are recommended for this band.

4. FCC emissions are specificed at a power level of 10 dBm conducted. A lower power setting may be required to meet the FCC limit specified in µV at 3m.

5. FCC Title 47 CFR Part 15 Section 15.231 Periodic operation in the band 40.66-40.70 MHz and above 70 MHz.

6. FCC Title 47 CFR Part 15 Section 15.205 Restricted bands of operation.

7. FCC Title 47 CFR Part 15 Section 15.209 Radiated emission limits; general requirements.

#### **4.9.1.9 169 MHz Band +20 dBm RF Transmitter Characteristics**

This table is for devices with a output power rating of +20 dBm using the 169 MHz +20 dBm matching network in the typical connections section. Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = 1.8 V powered from DCDC. PAVDD = 3.3V. Crystal frequency= 39.0 MHz. RFVDD and PAVDD paths filtered using ferrites. RF center frequency 169.4375 MHz. Conducted emissions.



## **Table 4.21. 169 MHz Band +20 dBm RF Transmitter Characteristics**

#### **Note:**

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

2. Using the +20 dBm matching network for the 169 MHz Band. The 20 dBm match is optimized for best efficiency at 20 dBm. The maximum output power can go up to the maximum rating. Emissions are tested with the output power set to 20 dBm.

3. The transmit power for the 169.4 MHz to 169.475 Band MHz is normally limited to +27 dBm. Only 20 dBm part numbers are recommended for this band.

4. Conducted measurement per EN 300-220-1 v3.1.1 5.9.3.3.1

5. Spurious emission limits per EN 300-220-1 v3.1.1 5.9.2

#### **4.9.1.10 169 MHz Band +10 dBm RF Transmitter Characteristics**

This table is for devices with a output power rating of +10 dBm using the 169 MHz +10 dBm matching network in the typical connections section. Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = 1.8 V powered from DCDC. PAVDD = 3.3V. Crystal frequency= 39.0 MHz. RFVDD and PAVDD paths filtered using ferrites. RF center frequency 169.7 MHz. Conducted emissions.



### **Table 4.22. 169 MHz Band +10 dBm RF Transmitter Characteristics**

## **Note:**

1. Supported transmit power levels are determined by the ordering part number (OPN). Transmit power ratings for all devices covered in this datasheet can be found in the Max TX Power column of the Ordering Information Table.

2. Using the +10 dBm matching network for the 169 MHz Band. The 10 dBm match is optimized for best efficiency at 10 dBm. The maximum output power can go up to the maximum rating. Emissions are tested with the output power set to 10 dBm.

3. The transmit power for the 169.5875 MHz to 169.8125 Band MHz is normally limited to +10 dBm. Only 14 dBm part numbers are recommended for this band.

4. Conducted measurement per EN 300-220-1 v3.1.1 5.9.3.3.1

5. Spurious emission limits per EN 300-220-1 v3.1.1 5.9.2

# **4.9.2 RF Receiver Characteristics**

## **4.9.2.1 920 MHz Band RF Receiver Characteristics**

Band is 920 to 928 MHz. Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 924.0 MHz.



#### **Table 4.23. 920 MHz Band RF Receiver Characteristics**

<span id="page-56-0"></span>

1. Definition of reference signal is 400 kbps 4FSK, BT = 2, mi = 0.33, PER<10%, Channel Spacing = 600 kHz, Data Whitening, no FEC, Per IEEE 802.15.4g 920 MHz band, mode 4.

2. Definition of reference signal is 50 kbps 2FSK, BT = 2, mi = 1.0, PER<10%, Channel Spacing = 200 kHz, Data Whitening, no FEC. Per Wi-SUN ECHONET PHY 1.0 standard mode #1b.

3. Definition of reference signal is 100 kbps 2FSK, BT = 2, mi = 1.0, PER<10%, Channel Spacing = 400 kHz, Data Whitening, no FEC. Per Wi-SUN ECHONET PHY 1.0 standard mode #2b.

#### **4.9.2.2 915 MHz Band RF Receiver Characteristics**

Band is 902 to 928 MHz. Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 915 MHz.



# **Table 4.24. 915 MHz Band RF Receiver Characteristics**



<span id="page-59-0"></span>

#### **4.9.2.3 868 MHz Band RF Receiver Characteristics**

Band is 868 to 870 MHz. Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 868.3 MHz.



# **Table 4.25. 868 MHz Band RF Receiver Characteristics**



<span id="page-62-0"></span>

- 1. Definition of reference signal is 500 kbps 2GMSK, BT = 0.5, mi = 0.5, BER<0.1%, RX channel BW = 753.320 kHz. Crystal tolerance  $= 0$  ppm.
- 2. Definition of reference signal is 2.4 kbps 2GFSK, BT = 0.5, mi = 1.0, BER<0.1%, RX channel BW = 10 kHz, channel spacing = 25 kHz.
- 3. Definition of reference signal is 38.4 kbps 2GFSK, BT = 0.5, mi = 1.04, BER<0.1%, RX channel BW = 74.809 kHz, channel spacing = 100 kHz. Crystal tolerance = 0 ppm.
- 4. Definition of reference signal is 50 kbps 2FSK, BT = 2, mi = 0.5, PER<10%, Channel Spacing = 100 kHz, Data Whitening, no FEC. Per Wi-SUN FAN PHY 1.0 standard mode #1a.
- 5. Definition of reference signal is 100 kbps 2FSK, BT = 2, mi = 0.5, PER<10%, Channel Spacing = 200 kHz, Data Whitening, no FEC. Per Wi-SUN FAN PHY 1.0 standard mode #2a.
- 6. The modulation bandwidth may not be suitable for regional regulatory requirements in this band. Crystal tolerance = 0 ppm.
- 7. Definition of reference signal is O-QPSK DSSS per IEEE802.15.4, Data rate = 100 kbps, 4 bit to 16 chip PN sequence mapping, PER<1%, Channel Spacing = 2 MHz, payload length=20 octets.

#### **4.9.2.4 470 MHz Band RF Receiver Characteristics**

Band is 470 to 510 MHz. Unless otherwise indicated, typical conditions are: T = 25 °C, VREGVDD = AVDD = IOVDD = 3.3 V, DVDD = RFVDD = External PA Supply. RFVDD and external PA supply paths filtered using ferrites. Crystal frequency=39MHz. RF center frequency 490 MHz.



# **Table 4.26. 470 MHz Band RF Receiver Characteristics**

<span id="page-64-0"></span>

1. Definition of reference signal is 100 kbps 2FSK, BT = 2, mi = 0.5, PER<10%, Channel Spacing = 200 kHz. Per Wi-SUN FAN PHY 1.0 standard mode #2a.

2. Definition of reference signal is 2.4 kbps 2GFSK, BT = 0.5, mi = 1.0, BER<0.1%, RX channel BW = 4.798 kHz, Channel Spacing = 12.5 kHz. Crystal tolerance = 0 ppm.

- 3. Definition of reference signal is 10 kbps 2GFSK, BT = 0.5, mi = 5.0, BER<0.1%, RX channel BW = 99.2 kHz. Crystal tolerance = 0 ppm.
- 4. Definition of reference signal is 50 kbps 2FSK, BT = 2, mi = 1.0, PER<10%, Channel Spacing = 200 kHz. Per Wi-SUN FAN PHY 1.0 standard mode #1b.

5. Definition of reference signal is 4.8 kbps O-QPSK DSSS long-range PHY, 38.4 kcps chip rate, spreading factor 8, chipping code length 32, 1/2 rate with K=7 per IEEE802.15.4g, PER<1%, crystal tolerance ± 2.5 ppm.

6. Definition of reference signal is 9.6 kbps O-QPSK DSSS long-range PHY, 76.8 kcps chip rate, spreading factor 8, chipping code length 32, 1/2 rate with K=7 per IEEE802.15.4g, PER<1%, crystal tolerance ± 10 ppm.

#### **4.9.2.5 433 MHz Band RF Receiver Characteristics**

Band is 433.05 MHz to 434.79 MHz. Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 433.92 MHz.



# **Table 4.27. 433 MHz Band RF Receiver Characteristics**

<span id="page-66-0"></span>

1. Definition of reference signal is 100 kbps 2GFSK, BT = 0.5, mi = 1.0, BER<0.1%, RX channel BW = 200 kHz, Crystal tolerance = 0 ppm.

- 2. Definition of reference signal is 2.4 kbps 2GFSK, BT = 0.5, mi = 1.0, BER<0.1%, Channel Spacing = 12.5 kHz, RX channel BW = 4.8 kHz.
- 3. Definition of reference signal is 4.8 kbps Manchester-encoded OOK, RX channel BW = 350 kHz, channel spacing = 500 kHz.
- 4. Definition of reference signal is 50 kbps 2GFSK, BT = 0.5, mi = 1.0, BER<0.1%, RX channel BW = 100 kHz, Crystal tolerance = 0 ppm.
- 5. Definition of reference signal is 50 kbps 4GFSK, BT = 1.0, mi = 0.66, PER<1%, RX channel BW = 74.98 kHz, Crystal tolerance = 0 ppm.

6. Definition of reference signal is 4.8 kbps 2FSK, BT = 2, mi = 1.0, PER<10%, Channel Spacing = 12.5 kHz, Data Whitening, no FEC, 460 MHz center frequency. Per IEEE 802.15.4g 450 MHz band, mode 2.

#### **4.9.2.6 315 MHz Band RF Receiver Characteristics**

Band is 314 to 316 MHz. Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 315 MHz.



# **Table 4.28. 315 MHz Band RF Receiver Characteristics**

**Note:**

1. Definition of reference signal is 38.4 kbps 2GFSK, BT = 0.5, mi = 1.05, BER<0.1%, Channel Spacing = 100 kHz, RX channel BW = 74.809 kHz. Crystal tolerance = 0 ppm.

2. Definition of reference signal is 40 kbps Manchester-encoded OOK, BW = 350 kHz.

3. Definition of reference signal is 4.8 kbps Manchester-encoded OOK, BW = 350 kHz.

#### **4.9.2.7 169 MHz Band RF Receiver Characteristics**

Band is 169.4 to to 169.8125 MHz. Unless otherwise indicated, typical conditions are:  $T_A$  = 25 °C, VREGVDD = 3.3 V, AVDD = DVDD = IOVDD = RFVDD = PAVDD = 1.8 V powered from DCDC. Crystal frequency= 39.0 MHz. RFVDD and external PA supply paths filtered using ferrites. RF center frequency 169.4MHz.



## **Table 4.29. 169 MHz Band RF Receiver Characteristics**

<span id="page-69-0"></span>

1. Definition of reference signal is 9.6 kbps 4FSK, BT = 2, mi = 0.33, PER<10%, Channel Spacing = 12.5 kHz, RX channel BW = 13.666 kHz. Per IEEE802.15.4g 169 MHz band, mode 3.

2. Definition of reference signal is 2.4 kbps 2GFSK, BT = 0.5, mi = 1.0, BER<0.1%, Channel Spacing = 12.5 kHz, RX channel BW = 4.8 kHz. Crystal tolerance = 0 ppm.

3. Definition of reference signal is 2.4 kbps 2FSK, BT = 2, mi = 2.0, PER<10%, Channel Spacing = 12.5 kHz. Per IEEE802.15.4g 169 MHz band, mode 2.

4. Definition of reference signal is 4.8 kbps 2FSK, BT = 2, mi = 0.5, PER<10%, Channel Spacing = 12.5 kHz. Per IEEE802.15.4g 169 MHz band, mode 1.

# **4.10 Frequency Synthesizer**



# **Table 4.30. Frequency Synthesizer**

# **4.11 Oscillators**

# **4.11.1 High Frequency Crystal Oscillator**

Unless otherwise indicated, typical conditions are: AVDD = DVDD = 3.3 V. T<sub>A</sub> = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation, operating supply voltage range, and operating temperature range.

# **Table 4.31. High Frequency Crystal Oscillator**




## **4.11.2 Low Frequency Crystal Oscillator**





**Note:**

1. Total load capacitance seen by the crystal

2. Crystals with a load capacitance of greater than 12 pF require external load capacitors.

3. In LFXO\_CAL Register

4. In LFXO\_CFG Register

5. The effective load capacitance seen by the crystal will be C<sub>LFXO</sub>/2. This is because each XTAL pin has a tuning cap and the two caps will be seen in series by the crystal

#### **4.11.3 High Frequency RC Oscillator (HFRCO)**

Unless otherwise indicated, typical conditions are: AVDD = DVDD = 3.3 V. T<sub>A</sub> = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation, operating supply voltage range, and operating temperature range.



## **Table 4.33. High Frequency RC Oscillator (HFRCO)**

<span id="page-74-0"></span>

**Note:**

1. Does not include additional clock tree current. See specifications for additional current when selected as a clock source for a particular clock multiplexer.

2. This frequency is calibrated for the HFRCOEM23 only.

3. This frequency is calibrated for the HFRCODPLL only.

4. When the HFRCO is enabled for characterization using the FORCEEN bit, the total current will be the HFRCO core current plus the specified CLKOUT current. When the HFRCO is enabled on demand, the clock current may be different.

5. Hardware delay ensures settling to within ± 0.5%. Hardware also enforces this delay on a band change.

6. The frequency band limits represent the lowest and highest frequency which each band can achieve over the operating range.

### **4.11.4 Fast Start\_Up RC Oscillator (FSRCO)**

### **Table 4.34. Fast Start\_Up RC Oscillator (FSRCO)**



## **4.11.5 Low Frequency RC Oscillator (LFRCO)**

## **Table 4.35. Low Frequency RC Oscillator (LFRCO)**



## **4.11.6 Ultra Low Frequency RC Oscillator**

#### **Table 4.36. Ultra Low Frequency RC Oscillator**



## **4.12 GPIO Pins (3V GPIO pins)**



## **Table 4.37. GPIO Pins (3V GPIO pins)**

I

### EFR32FG23 Wireless SoC Family Data Sheet Electrical Specifications

<span id="page-77-0"></span>

2. GPIO pull-ups connect to IOVDD supply, pull-downs connect to VSS. RESETn pull-up connects to DVDD.

# **4.13 Analog to Digital Converter (IADC)**



# **Table 4.38. Analog to Digital Converter (IADC)**



<span id="page-80-0"></span>

**Note:**

1. When inputs are routed to external GPIO pins, the maximum pin voltage is limited to the lower of the IOVDD and AVDD supplies.

2. ADC output resolution depends on the OSR and digital averaging settings. With no digital averaging, ADC output resolution is 12 bits at OSR = 2, 13 bits at OSR = 4, 14 bits at OSR = 8, 15 bits at OSR = 16, 16 bits at OSR = 32 and 17 bits at OSR = 64. Digital averaging has a similar impact on ADC output resolution. See the product reference manual for additional details.

3. The relationship between ENOB and SNDR is specified according to the equation: ENOB = (SNDR - 1.76) / 6.02.

4. Includes error from internal VREF drift.

# **4.14 Analog Comparator (ACMP)**



## **Table 4.39. Analog Comparator (ACMP)**

<span id="page-82-0"></span>

### **Note:**

1. When using the 1.25 V or 2.5 V VREF in continuous mode (VREFDIV1V25 or VREFDIV2V5) and BIAS < 4, an additional 1 µA of supply current is required.

 $2. V_{CM} = 1.25 V$ 

# **4.15 Digital to Analog Converter (VDAC)**



## **Table 4.40. Digital to Analog Converter (VDAC)**

<span id="page-84-0"></span>

#### **Note:**

1. Main outputs only.

2. Dynamic current specifications are for VDAC circuitry operating at max clock frequency with the output updated at the specified sampling rate using DMA transfers. Output is a 1 kHz sine wave from 10% to 90% full scale. Specified current does not include current required to drive the external load. Measurement includes all current from AVDD and DVDD supplies.

3. Static current specifications are for VDAC circuitry operating after a one-time update to a static output at 50% full scale, with the VDAC APB clock disabled. Specified current does not include current required to drive the external load. Measurement includes all current from AVDD and DVDD supplies.

- 4. PSRR calculated as 20  $*$  log<sub>10</sub>( $\triangle$ VDD /  $\triangle$ V<sub>OUT</sub>).
- 5. Entire range is monotonic and has no missing codes.

6. Gain is calculated by measuring the slope from 10% to 90% of full scale. Offset is calculated by comparing actual VDAC output at 10% of full scale to ideal VDAC output at 10% of full scale with the measured gain.

7. External reference voltage on VREFP pin or PA00 when used for VREFP

## **Table 4.41. LCD**



## **Note:**

1. V<sub>LCDIN</sub> is selectable between the AVDD or DVDD supply pins, depending on EMU\_PWRCTRL\_ANASW.

2. V<sub>LCDIN</sub> and V<sub>LCD</sub> should be a maximum of 2 V above V<sub>IOVDD</sub> to avoid additional leakage through the GPIO pins used for LCD functions.

3. Step size accuracy is measured relative to the typical step size, and typ value represents one standard deviation.

#### **4.17 Temperature Sensor**



#### **Table 4.42. Temperature Sensor**

**Note:**

1. The sensor reports absolute die temperature in Kelvin (K). All specifications are in °C to match the units of the specified product temperature range.

2. Error is measured as the deviation of the mean temperature reading from the expected die temperature. Accuracy numbers represent statistical minimum and maximum using  $\pm 4$  standard deviations of measured error.

3. The raw output of the temperature sensor is a predictable curve. It can be linearized with a polynomial function for additional accuracy.

4. Assuming calibration accuracy of  $\pm$  0.25 °C.

#### **4.18 Brown Out Detectors**

### **4.18.1 DVDD BOD**

BOD thresholds on DVDD in EM0 and EM1 only, unless otherwise noted. Typical conditions are at T<sub>A</sub> = 25 °C. Minimum and maximum values in this table represent the worst conditions across process variation, operating supply voltage range, and operating temperature range.

#### **Table 4.43. DVDD BOD**



#### **Note:**

1. If the supply slew rate exceeds the specified slew rate, the BOD may trip later than expected (at a threshold below the minimum specified threshold), or the BOD may not trip at all (e.g., if the supply ramps down and then back up at a very fast rate)

#### **4.18.2 LE DVDD BOD**

BOD thresholds on DVDD pin for low energy modes EM2 to EM4, unless otherwise noted.

#### **Table 4.44. LE DVDD BOD**



**Note:**

1. If the supply slew rate exceeds the specified slew rate, the BOD may trip later than expected (at a threshold below the minimum specified threshold), or the BOD may not trip at all (e.g., if the supply ramps down and then back up at a very fast rate)

### **4.18.3 AVDD and IOVDD BODs**

BOD thresholds for AVDD BOD and IOVDD BOD. Available in all energy modes.

#### **Table 4.45. AVDD and IOVDD BODs**



**Note:**

1. If the supply slew rate exceeds the specified slew rate, the BOD may trip later than expected (at a threshold below the minimum specified threshold), or the BOD may not trip at all (e.g., if the supply ramps down and then back up at a very fast rate)

#### **4.19 Pulse Counter**

### **Table 4.46. Pulse Counter**





**Figure 4.1. SPI Main Timing (SMSDELAY = 0)**



**Figure 4.2. SPI Main Timing (SMSDELAY = 1)**

#### **4.20.1 USART SPI Main Timing, Voltage Scaling = VSCALE2**

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate  $= 6$ .



## **Table 4.47. USART SPI Main Timing, Voltage Scaling = VSCALE2**

1. Applies for both CLKPHA = 0 and CLKPHA = 1.

2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply.

3.  $t_{PCLK}$  is one period of the selected PCLK.

#### **4.20.2 USART SPI Main Timing, Voltage Scaling = VSCALE1**

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate  $= 6$ .

#### **Table 4.48. USART SPI Main Timing, Voltage Scaling = VSCALE1**



**Note:**

1. Applies for both CLKPHA = 0 and CLKPHA = 1.

2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply.

3.  $t_{PCLK}$  is one period of the selected PCLK.

#### **4.21 USART SPI Secondary Timing**



**Figure 4.3. SPI Secondary Timing (SSSEARLY = 0)**



**Figure 4.4. SPI Secondary Timing (SSSEARLY = 1)**

#### **4.21.1 USART SPI Secondary Timing, Voltage Scaling = VSCALE2**

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate  $= 6$ .

Parameter	<b>Symbol</b>	<b>Test Condition</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
SCLK period <sup>123</sup>	t <sub>SCLK</sub>		$6 * t_{PCLK}$			ns
SCLK high time <sup>123</sup>	t <sub>SCLK_HI</sub>		$2.5 * t_{PCLK}$			ns
SCLK low time <sup>123</sup>	t <sub>SCLK</sub> _LO		$2.5 * t_{PCLK}$			ns
CS active to MISO <sup>12</sup>	t <sub>CS_ACT_MI</sub>		18		75	ns
CS disable to MISO <sup>12</sup>	t <sub>CS_DIS_MI</sub>		16		66	ns
MOSI setup time <sup>12</sup>	, t <sub>SU_MO</sub>		6			ns
MOSI hold time <sup>1 2 3</sup>	∣ <sup>t</sup> H_MO		$\overline{5}$			ns
SCLK to MISO <sup>123</sup>	$t_{SCLK_M}$		$14 + 1.5*$ t <sub>PCLK</sub>		$29 + 2.5$ * t <sub>PCLK</sub>	ns

**Table 4.49. USART SPI Secondary Timing, Voltage Scaling = VSCALE2**

**Note:**

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).

2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply (figure shows 50%).

3.  $t_{PCLK}$  is one period of the selected PCLK.

### **4.21.2 USART SPI Secondary Timing, Voltage Scaling = VSCALE1**

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate  $= 6$ .





### **Note:**

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).

2. Measurement done with 8 pF output loading at 10% and 90% of the I/O supply (figure shows 50%).

3.  $t_{PCLK}$  is one period of the selected PCLK.

#### **4.22 EUSART SPI Main Timing**



#### **Figure 4.5. SPI Main Timing**

#### **4.22.1 EUSART SPI Main Timing, Voltage Scaling = VSCALE2**

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate  $= 6$ .





**Note:**

1. Applies for both CLKPHA = 0 and CLKPHA = 1.

2. Measurement done with 15 pF output loading at 10% and 90% of  $V_{DD}$ .

3. t<sub>CLK</sub> is one period of the selected peripheral clock: EM01GRPCCLK for EUSART1/2, EUSART0CLK for EUSART0.

#### **4.22.2 EUSART SPI Main Timing, Voltage Scaling = VSCALE1**

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate  $= 6$ .



## **Table 4.52. EUSART SPI Main Timing, Voltage Scaling = VSCALE1**

**Note:**

1. Applies for both CLKPHA = 0 and CLKPHA = 1.

2. Measurement done with 15 pF output loading at 10% and 90% of  $V_{DD}$ .

3. t<sub>CLK</sub> is one period of the selected peripheral clock: EM01GRPCCLK for EUSART1/2, EUSART0CLK for EUSART0.





### **4.23.1 EUSART SPI Secondary Timing, Voltage Scaling = VSCALE2**

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate  $= 6$ .





1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).

2. Measurement done with 15 pF output loading at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ ).

#### **4.23.2 EUSART SPI Secondary Timing, Voltage Scaling = VSCALE1**

Timing specifications are for all SPI signals routed to the same DBUS (DBUSAB or DBUSCD) on consecutive pins. All GPIO set to slew rate  $= 6$ .



#### **Table 4.54. EUSART SPI Secondary Timing, Voltage Scaling = VSCALE1**

#### **Note:**

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).

2. Measurement done with 15 pF output loading at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ ).

#### **4.23.3 EUSART SPI Secondary Timing, Voltage Scaling = VSCALE0**

Timing specifications at VSCALE0 apply to EUSART0 only, routed to DBUSAB on consecutive pins. All GPIO set to slew rate = 6.

#### **Table 4.55. EUSART SPI Secondary Timing, Voltage Scaling = VSCALE0**



#### **Note:**

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).

2. Measurement done with 15 pF output loading at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ ).

#### **4.24 I2C Electrical Specifications**

### **4.24.1 I2C Standard-mode (Sm)**

CLHR set to 0 in the I2Cn\_CTRL register.

### **Table 4.56. I2C Standard-mode (Sm)**



**Note:**

1. The maximum SCL clock frequency listed is assuming that an arbitrary clock frequency is available. The maximum attainable SCL clock frequency may be slightly less using the HFXO or HFRCO due to the limited frequencies available. The CLKDIV should be set to a value that keeps the SCL clock frequency below the max value listed.

### **4.24.2 I2C Fast-mode (Fm)**

CLHR set to 1 in the I2Cn\_CTRL register.





#### **Note:**

1. The maximum SCL clock frequency listed is assuming that an arbitrary clock frequency is available. The maximum attainable SCL clock frequency may be slightly less using the HFXO or HFRCO due to the limited frequencies available. The CLKDIV should be set to a value that keeps the SCL clock frequency below the max value listed.

#### **4.24.3 I2C Fast-mode Plus (Fm+)**

CLHR set to 1 in the I2Cn\_CTRL register.





**Note:**

1. The maximum SCL clock frequency listed is assuming that an arbitrary clock frequency is available. The maximum attainable SCL clock frequency may be slightly less using the HFXO or HFRCO due to the limited frequencies available. The CLKDIV should be set to a value that keeps the SCL clock frequency below the max value listed.

### **4.25 Boot Timing**

Secure boot impacts the recovery time from all sources of device reset. In addition to the root code authentication process, which cannot be disabled or bypassed, the root code can authenticate a bootloader, and the bootloader can authenticate the application. In projects that include only an application and no bootloader, the root code can authenticate the application directly. The duration of each authentication operation depends on two factors: the computation of the associated image hash, which is proportional to the size of the image, and the verification of the image signature, which is independent of image size.

The duration for the root code to authenticate the bootloader will depend on the SE firmware version as well as on the size of the bootloader.

The duration for the bootloader to authenticate the application can depend on the size of the application.

The configurations below assume that the associated bootloader and application code images do not contain a bootloader certificate or an application certificate. Authenticating a bootloader certificate or an application certificate will extend the boot time by an additional 6 to 7 ms.

The table below provides the durations from the termination of reset until the completion of the secure boot process (start of main() function in the application image) under various conditions.

Conditions:

- SE firmware version: 2.1.4
- Gecko Bootloader size: 24 kB

Timing is expected to be similar for subsequent SE firmware versions. Refer to SE firmware release notes for any significant changes.



#### **Table 4.59. Boot Timing**

#### **4.26 Crypto Operation Timing for SE Manager API**

Values in this table represent timing from SE Manager API call to return. The Cortex-M33 HCLK frequency is 39.0 MHz. The timing specifications below are measured at the SE Manager function call API. Each duration in the table contains some portion that is influenced by SE Manager build compilation and Cortex-M33 operating frequency and some portion that is influenced by the Hardware Secure Engine's firmware version and its operating speed (typically 80 MHz). The contributions of the Cortex-M33 properties to the overall specification timing are most pronounced for the shorter operations such as AES and hash when operating on small payloads. The overhead of command processing at the mailbox interface can also dominate the timing for shorter operations.

Conditions:

- SE firmware version: 2.1.4
- GSDK version: 3.2.2

Timing is expected to be similar for subsequent SE firmware versions. Refer to SE firmware release notes for any significant changes.



# **Table 4.60. Crypto Operation Timing for SE Manager API**

<span id="page-102-0"></span>

1. Option is only available on OPNs with Secure Vault High feature set.

2. Option is not available on Secure Vault Mid devices with SE firmware earlier than v2.1.7.

## **4.27 Crypto Operation Average Current for SE Manager API**

Values in this table represent current consumed by security core during the operation, and represent additions to the current consumed by the Cortex-M33 application CPU due to the Hardware Secure Engine CPU and its associated crypto accelerators. The current measurements below represent the average value of the current for the duration of the crypto operation. Instantaneous peak currents may be higher.

Conditions:

- SE firmware version: 2.1.4
- GSDK version: 3.2.2

Current consumption is expected to be similar for subsequent SE firmware versions. Refer to SE firmware release notes for any significant changes.



# **Table 4.61. Crypto Operation Average Current for SE Manager API**

<span id="page-104-0"></span>

1. Option is only available on OPNs with Secure Vault High feature set.

2. Option is not available on Secure Vault Mid devices with SE firmware earlier than v2.1.7.

## **4.28 Typical Performance Curves**

Typical performance curves indicate typical characterized performance under the stated conditions.



**Figure 4.7. EM0 and EM1 Typical Supply Current vs. Temperature**



**Figure 4.8. EM2 and EM4 Typical Supply Current vs. Temperature**

#### **4.28.2 RF Characteristics**



**Figure 4.9. Transmitter Output Power**

#### **4.28.3 DC-DC Converter**

Performance characterized with Samsung CIG22H2R2MNE (L<sub>DCDC</sub> = 2.2 uH) and Samsung CL10B475KQ8NQNC (C<sub>DCDC</sub> = 4.7 uF)




# **4.28.4 IADC**

Typical performance is shown using 10 MHz ADC clock for fastest sampling speed and adjusting oversampling ratio (OSR).



**Figure 4.11. Typical ENOB vs. Oversampling Ratio**



**Figure 4.12. VOH and VOL vs. Load Current**

# <span id="page-110-0"></span>**5. Typical Connection Diagrams**

## **5.1 Power**

Typical power supply connections are shown in the following figures.



**Figure 5.1. EFR32FG23 Typical Application Circuit: Direct Supply Configuration without DCDC**



**Figure 5.2. EFR32FG23 Typical Application Circuit: DCDC Configuration**



**Figure 5.3. EFR32FG23 Typical Application Circuit: DCDC Configuration, PAVDD Powered Separately**

### **5.2 RF Matching Networks**

#### **5.2.1 Matching Networks for 868 MHz, 915 MHz, and 920 MHz Bands**

The recommended RF matching network circuit diagram for the 868 MHz, 915 MHz, and 920 MHz bands at up to +14 dBm TX output power is shown in Figure 5.4 Typical 868/915/920 MHz RF impedance-matching network circuit, +14 dBm and +10 dBm on page 112. This supports all frequencies from 868 to 930 MHz. Typical component values for a +14 or +10 dBm match are shown in Table 5.1 868/915/920 MHz Component Values, +14 dBm and +10 dBm on page 112. Please refer to the development board Bill of Materials for specific part recommendation including tolerance, component size, reccomended manufacturer, and recommended part number.



#### **Figure 5.4. Typical 868/915/920 MHz RF impedance-matching network circuit, +14 dBm and +10 dBm**





<span id="page-112-0"></span>The recommended RF matching network circuit diagram for the 868 MHz, 915 MHz, and 920 MHz bands at up to +20 dBm TX output power is shown in Figure 5.5 Typical 868/915/920 MHz RF impedance-matching network circuit, +20 dBm on page 113. This supports all frequencies from 868 to 930 MHz. Typical component values are shown in Table 5.2 868/915/920 MHz Component Values, +20 dBm on page 113. Please refer to the development board Bill of Materials for specific part recommendation including tolerance, component size, reccomended manufacturer, and recommended part number.



**Figure 5.5. Typical 868/915/920 MHz RF impedance-matching network circuit, +20 dBm**





#### <span id="page-113-0"></span>**5.2.2 Matching Network for 470 MHz Band**

The recommended RF matching network circuit diagram for 470 MHz band applications is shown in Figure 5.6 Typical 470 MHz Band RF impedance-matching network circuit on page 114. This band covers 470 to 510 MHz and is centered at 490 MHz. Typical component values optimizedfor different power levels are shown in Table 5.3 470 MHz Band Component Values on page 114. Please refer to the develoment board Bill of Materials for specific part recommendation including tolerance, component size, reccomended manufacturer, and reccomended part number.



## **Figure 5.6. Typical 470 MHz Band RF impedance-matching network circuit**



#### **Table 5.3. 470 MHz Band Component Values**

#### **5.2.3 Matching Network for 433 MHz Band**

The recommended RF matching network circuit diagram for 433 MHz Band applications is shown in Figure 5.7 Typical 433 MHz Band RF impedance-matching network circuit on page 115. Typical component values optimizedfor different power levels are shown in Table 5.4 433 MHz Band Component Values on page 115. Please refer to the develoment board Bill of Materials for specific part recommendation including tolerance, component size, reccomended manufacturer, and reccomended part number.



#### **Figure 5.7. Typical 433 MHz Band RF impedance-matching network circuit**





#### **5.2.4 Matching Network for 315 MHz Band**

The recommended RF matching network circuit diagram for 315 MHz Band applications is shown in Figure 5.8 Typical 315 MHz Band RF impedance-matching network circuit on page 116. Typical component values optimizedfor different power levels are shown in Table 5.5 315 MHz Band Component Values on page 116. Please refer to the develoment board Bill of Materials for specific part recommendation including tolerance, component size, reccomended manufacturer, and reccomended part number.



#### **Figure 5.8. Typical 315 MHz Band RF impedance-matching network circuit**





#### **5.2.5 Matching Network for 169 MHz Band**

The recommended RF matching network circuit diagram for 169 MHz Band applications is shown in Figure 5.9 Typical 169 MHz Band RF impedance-matching network circuit on page 117. Typical component values optimizedfor different power levels are shown in Table 5.6 169 MHz Band Component Values on page 117. Please refer to the develoment board Bill of Materials for specific part recommendation including tolerance, component size, reccomended manufacturer, and reccomended part number.



#### **Figure 5.9. Typical 169 MHz Band RF impedance-matching network circuit**



#### **Table 5.6. 169 MHz Band Component Values**

## **5.3 Other Connections**

Other components or connections may be required to meet the system-level requirements. Application Note [AN0002.2: "EFM32 and](https://www.silabs.com/documents/public/application-notes/an0002.2-efr32-efm32-series-2-hardware-design-considerations.pdf) [EFR32 Wireless Gecko Series 2 Hardware Design Considerations"](https://www.silabs.com/documents/public/application-notes/an0002.2-efr32-efm32-series-2-hardware-design-considerations.pdf) contains detailed information on these connections. Application Notes can be accessed on the Silicon Labs website ([www.silabs.com/32bit-appnotes](http://www.silabs.com/32bit-appnotes)).

# **6. Pin Definitions**

# **6.1 QFN48 Device Pinout**



#### **Figure 6.1. QFN48 Device Pinout**

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [6.5 Alternate Function Table,](#page-125-0) [6.6 Analog Peripheral Connectivity](#page-127-0), and [6.7 Digital Peripheral](#page-128-0) [Connectivity](#page-128-0).

## **Table 6.1. QFN48 Device Pinout**





<span id="page-119-0"></span>

## **Figure 6.2. QFN48 with HFCLKOUT Device Pinout**

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [6.5 Alternate Function Table,](#page-125-0) [6.6 Analog Peripheral Connectivity](#page-127-0), and [6.7 Digital Peripheral](#page-128-0) [Connectivity](#page-128-0).









## **Figure 6.3. QFN40 Device Pinout**

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [6.5 Alternate Function Table,](#page-125-0) [6.6 Analog Peripheral Connectivity](#page-127-0), and [6.7 Digital Peripheral](#page-128-0) [Connectivity](#page-128-0).









## **Figure 6.4. QFN40 with HFCLKOUT Device Pinout**

The following table provides package pin connections and general descriptions of pin functionality. For detailed information on the supported features for each GPIO pin, see [6.5 Alternate Function Table,](#page-125-0) [6.6 Analog Peripheral Connectivity](#page-127-0), and [6.7 Digital Peripheral](#page-128-0) [Connectivity](#page-128-0).







## <span id="page-125-0"></span>**6.5 Alternate Function Table**

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows GPIO pins with support for dedicated functions across the different package options.



#### **Table 6.5. GPIO Alternate Function Table**

<span id="page-126-0"></span>

**Note:**

1. QFN48 Package includes OPNs EFR32FG23A010F256GM48-C, EFR32FG23A010F512GM48-C, EFR32FG23A020F256GM48- C, EFR32FG23A020F512GM48-C, EFR32FG23B010F512IM48-C, and EFR32FG23B020F512IM48-C

2. QFN48 with HFCLKOUT Package includes OPN EFR32FG23B021F512IM48-C

3. QFN40 Package includes OPNs EFR32FG23A010F256GM40-C, EFR32FG23A010F512GM40-C, EFR32FG23A020F256GM40- C, EFR32FG23A020F512GM40-C, EFR32FG23B010F128GM40-C, EFR32FG23B010F512IM40-C, EFR32FG23B020F128GM40-C, and EFR32FG23B020F512IM40-C

4. QFN40 with HFCLKOUT Package includes OPNs EFR32FG23A011F512GM40-C, EFR32FG23A021F512GM40-C, and EFR32FG23B021F512IM40-C

### <span id="page-127-0"></span>**6.6 Analog Peripheral Connectivity**

Many analog resources are routable and can be connected to numerous GPIO's. The table below indicates which peripherals are available on each GPIO port. When a differential connection is being used Positive inputs are restricted to the EVEN pins and Negative inputs are restricted to the ODD pins. When a single ended connection is being used positive input is available on all pins. See the device Reference Manual for more details on the ABUS and analog peripherals. Note that some functions may not be available on all device variants.





## <span id="page-128-0"></span>**6.7 Digital Peripheral Connectivity**

Many digital resources are routable and can be connected to numerous GPIO's. The table below indicates which peripherals are available on each GPIO port. Note that some functions may not be available on all device variants.

## **Table 6.7. DBUS Routing Table**









# **7. QFN40 Package Specifications**

# **7.1 QFN40 Package Dimensions**



**Figure 7.1. QFN40 Package Drawing**



## **Table 7.1. QFN40 Package Dimensions**

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

5. Package external pad (epad) may have pin one chamfer.

### **7.2 QFN40 PCB Land Pattern**



**Figure 7.2. QFN40 PCB Land Pattern Drawing**





## **Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

- 4. The stencil thickness should be 0.101 mm (4 mils).
- 5. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
- 6. A 3x3 array of 0.90 mm square openings on a 1.20 mm pitch can be used for the center ground pad.

7. A No-Clean, Type-3 solder paste is recommended.

8. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

9. *Above notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine tune their SMT process as required for their application and tooling.*

#### **7.3 QFN40 Package Marking**



**Figure 7.3. QFN40 Package Marking**

The package marking consists of:

- FFFF The product family codes.
	- 1. Family Code ( F | Z )
	- 2. G (Gecko)
	- 3. Series (2)
	- 4. Device Configuration (3)
- PPPPPP The product option codes.
- 1. Security ( A = Secure Vault Mid | B = Secure Vault High )
- 2-4. Product Feature Codes
- 5. Flash ( H = 512k | G = 256k | F = 128k )
- 6. Temperature grade (G = -40 to 85 °C | I = -40 to 125 °C )
- TTTTTT A trace or manufacturing code. The first letter is the device revision.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.

# **8. QFN48 Package Specifications**

# **8.1 QFN48 Package Dimensions**







# **Table 8.1. QFN48 Package Dimensions**

**Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Outline MS-013, Variation AA.

4. Recommended reflow profile per JEDEC J-STD-020C specification for small body, lead-free components.

## **8.2 QFN48 PCB Land Pattern**



**Figure 8.2. QFN48 PCB Land Pattern Drawing**

## **Table 8.2. QFN48 PCB Land Pattern Dimensions**



# **Note:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on the IPC-7351 guidelines.

3. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

4. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

5. The stencil thickness should be 0.101 mm (4 mils).

6. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.

7. A 3x3 array of 1.10mm x 1.10mm openings on 1.30mm pitch should be used for the center ground pad.

8. A No-Clean, Type-3 solder paste is recommended.

9. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

10. *Above notes and stencil design are shared as recommendations only. A customer or user may find it necessary to use different parameters and fine tune their SMT process as required for their application and tooling.*

#### **8.3 QFN48 Package Marking**



**Figure 8.3. QFN48 Package Marking**

The package marking consists of:

- FFFF The product family codes.
	- 1. Family Code ( F | Z )
	- 2. G (Gecko)
	- 3. Series (2)
	- 4. Device Configuration (3)
- PPPPPP The product option codes.
	- 1. Security ( A = Secure Vault Mid | B = Secure Vault High )
	- 2-4. Product Feature Codes
	- 5. Flash ( H = 512k | G = 256k | F = 128k )
	- 6. Temperature grade (G = -40 to 85 °C | I = -40 to 125 °C )
- TTTTTT A trace or manufacturing code. The first letter is the device revision.
- YY The last 2 digits of the assembly year.
- WW The 2-digit workweek when the device was assembled.

# **9. Revision History**

# **Revision 1.1**

June, 2022

- [2. Ordering Information:](#page-2-0) Updated all OPNs to revision C and added EFR32FG023B021 devices.
- [Table 4.3 DC-DC Converter on page 26:](#page-25-0) Added missing efficiency specification line for EM0/EM1.
- [Table 4.12 Flash Characteristics on page 42](#page-41-0): Specified timing for write/erase across full temperature (In version 1.0 showed timing at condition  $T_A = 25 °C$ )'
- [Table 4.31 High Frequency Crystal Oscillator on page 72](#page-71-0): Corrected naming convention from "HFXOUT" to "HFCLKOUT", and CHFXO LC to CL\_HFXO
- [Table 4.32 Low Frequency Crystal Oscillator on page 73:](#page-72-0) Corrected naming convention from CLFXO\_CL to CL\_LFXO.
- [Table 4.38 Analog to Digital Converter \(IADC\) on page 79](#page-78-0):
	- Added  $C_S$  specification for Analog Gain = 3x condition.
	- Added  $f_S$  specification.
	- Updated naming from  $f_{CLK}$  to  $f_{ADC}$  c<sub>LK</sub> to match mentions in reference manual and other literature.
	- Updated OFFSET units to LSB12 for clarity (was LSB).
- [Table 4.39 Analog Comparator \(ACMP\) on page 82:](#page-81-0) Updated supply current specification numbers to revision C characterization results.
- [Table 4.41 LCD on page 86:](#page-85-0) V<sub>LCD</sub> Max specifications changed to include supply limiting, numbers now show expected range for all conditions instead of potential range for any condition.
- Replaced "StdCmd" with more descriptive "Crypto Operation" text.
- Added section [6.2 QFN48 with HFCLKOUT Device Pinout](#page-119-0) and all details associated with QFN48 HFCLKOUT package option.

# **Revision 1.0**

March, 2022

- [2. Ordering Information:](#page-2-0) Corrected number of GPIO available for EFR32FG23A010F512GM40-B.
- Added section: [3.2.8 Preamble Sense Mode](#page-10-0).
- [3.10.4 Power Domains](#page-17-0): Extended description of available power domains.
- [4.1 Electrical Characteristics:](#page-21-0)
	- Populated min/max final test limits throughout electrical specification tables.
	- Added HFCLKOUT specifications to High Frequency Crystal Oscillator table.
	- Added Boot Timing and Crypto Operation Timing / Current tables.
	- Added RF TX power output characteristic plots.
- [6.5 Alternate Function Table](#page-125-0): Changed formatting of section to show signals available on each package option and include footnote to detail OPNs.

### **Revision 0.5**

### August, 2021

- [4.1 Electrical Characteristics:](#page-21-0) Updated specification tables with latest characterization and production test parameters.
- [5.1 Power:](#page-110-0) Corrected typical power supply connections to show proper ferrite placement on PAVDD.
- [Table 5.3 470 MHz Band Component Values on page 114](#page-113-0): Corrected value C2 to 7.6 pF.
- [Table 5.2 868/915/920 MHz Component Values, +20 dBm on page 113](#page-112-0): Corrected value L4 to 18 nH.
- Package marking specifications updated.

# **Revision 0.3**

June, 2021

- Updated with latest part numbers.
- Updated terms used in document according to Inclusive Lexicon initiative.
- Added details about Secure Vault High feature set.
- Added specifications for +125 C operation to specification tables.

## **Revision 0.2**

December, 2020

- [Table 3.2 Peripheral Power Subdomains](#page-17-0) on page 18 : Table information corrected, and cross-references to table through document repaired.
- [3.13 Memory Map](#page-19-0) : Memory map figure corrected.
- [4.1 Electrical Characteristics](#page-21-0) : Additional characterization data populated, where available.
- Added section: [4.28 Typical Performance Curves.](#page-104-0)
- [Table 6.5 GPIO Alternate Function Table on page 126](#page-125-0) : Corrected signal names for LESENSE module to remove duplicate "LE-SENSE" text.

# **Revision 0.1**

September, 2020

Initial release.