

# PE42723

Document Category: Product Specification

UltraCMOS® SPDT RF Switch, 5–1794 MHz




## Features

- Supports DOCSIS 3.0/1 requirements
- Exceptional harmonics
  - 2fo of –121 dBc @ 17 MHz
  - 3fo of –140 dBc @ 17 MHz
- Best in class linearity across frequency band
- Low insertion loss and high isolation performance
  - Insertion loss of 0.3 dB @ 1218 MHz
  - Isolation of 54 dB @ 204 MHz
- High ESD performance of 3 kV HBM
- Packaging – 12-lead 3 × 3 × 0.75 mm QFN

## Applications

- Broadband market (DOCSIS 3.0/1)
  - Cable modem
  - Set-top box
  - Residential gateway
- Filter bank switching
- Relay replacement between DOCSIS 3.0 and DOCSIS 3.1 configurations

Figure 1 • PE42723 Functional Diagram



## Product Description

The PE42723 is a HaRP™ technology-enhanced reflective SPDT RF switch designed for use in cable applications including DOCSIS 3.0/1 cable modem, set-top box and residential gateway. It delivers high linearity and excellent harmonics performance in the 5–1794 MHz band. It also features low insertion loss and high isolation performance making the PE42723 ideal for DOCSIS 3.1 applications.

The PE42723 is manufactured on Peregrine's UltraCMOS® process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

## Absolute Maximum Ratings

Exceeding absolute maximum ratings listed in **Table 1** may cause permanent damage. Operation should be restricted to the limits in **Table 2**. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

### ESD Precautions

When handling this UltraCMOS device, observe the same precautions as with any other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in **Table 1**.

### Latch-up Immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

**Table 1 • Absolute Maximum Ratings for PE42723**

Parameter/Condition	Min	Max	Unit
Supply voltage, $V_{DD}$	-0.3	5.5	V
Digital input voltage, $V_I$	-0.3	3.6	V
RF input power, $75\Omega$		86	dBmV
Storage temperature range	-65	+150	°C
ESD voltage HBM <sup>(1)</sup> , all pins		3000	V
ESD voltage CDM <sup>(2)</sup> , all pins		500	V
<b>Notes:</b>			
1) Human body model (MIL-STD 883 Method 3015).			
2) Charged device model (JEDEC JESD22-C101).			

## Recommended Operating Conditions

**Table 2** lists the recommended operating conditions for the PE42723. Devices should not be operated outside the operating conditions listed below.

**Table 2 • Recommended Operating Conditions for PE42723**

Parameter	Min	Typ	Max	Unit
Supply voltage, $V_{DD}$	2.3	3.3	5.5	V
Supply current, $I_{DD}$		130	200	$\mu$ A
Digital input high, V1	1.17		3.6 <sup>(1)</sup>	V
Digital input low, V1	-0.3		0.6	V
RF input power, CW <sup>(2)</sup>			80	dBmV
RF input power, peak <sup>(3)</sup>			85	dBmV
Operating temperature range	-40	+25	+85	$^{\circ}$ C

**Notes:**

- 1) Maximum digital input voltage is limited to  $V_{DD}$  and cannot exceed 3.6V.
- 2) 100% duty cycle, 75 $\Omega$ .
- 3) OFDMA DOCSIS 3.1, single channel, 75 $\Omega$ .

## Electrical Specifications

Table 3 provides the PE42723 key electrical specifications @ +25 °C,  $V_{DD} = 3.3V$ ,  $Z_S = Z_L = 75\Omega$ , unless otherwise specified.

Table 3 • PE42723 Electrical Specifications

Parameter	Path	Condition	Min	Typ	Max	Unit
Operating frequency			5		1794	MHz
Insertion loss <sup>(1)</sup>	RFC–RFX	5–204 MHz		0.10	0.20	dB
		204–1218 MHz		0.30	0.45	dB
		1218–1794 MHz		0.40		dB
Isolation	All paths	5–204 MHz	50	54		dB
		204–612 MHz	40	44		dB
		612–1218 MHz	36	38		dB
		1218–1794 MHz		34		dB
Return loss <sup>(1)</sup>	RFC–RFX	5–204 MHz	25	30		dB
		204–612 MHz	18	22		dB
		612–1218 MHz		14		dB
		1218–1794 MHz		13		dB
2nd harmonic, 2fo	RFX	fo = 17 MHz Average P <sub>CW</sub> = 65 dBmV		-121		dBc
		fo = 170 MHz Average P <sub>CW</sub> = 65 dBmV		-121		dBc
		fo = 900 MHz Average P <sub>CW</sub> = 65 dBmV		-121		dBc
3rd harmonic, 3fo	RFX	fo = 17 MHz Average P <sub>CW</sub> = 65 dBmV		-140		dBc
		fo = 170 MHz Average P <sub>CW</sub> = 65 dBmV		-132		dBc
		fo = 900 MHz Average P <sub>CW</sub> = 65 dBmV		-135		dBc
Input 0.1dB compression point <sup>(2)</sup>	RFC–RFX	5–1218 MHz		87		dBmV
Switching time		50% CTRL to 90% or 10% RF		35		µs

**Notes:**

1) High frequency performance can be improved by external matching (see Figure 12–Figure 15).

2) The input 0.1dB compression point is a linearity figure of merit. Refer to Table 2 for the operating RF input power (75Ω).

## Switching Frequency

The PE42723 has a maximum 10 kHz switching frequency. Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reached 50% of the final value and the point the output signal reaches within 10% or 90% of its target value.

## Spurious Performance

The PE42723 spur fundamental occurs around 10 MHz. Its typical performance is  $-154$  dBm/Hz ( $V1 = H$ ) and  $-165$  dBm/Hz ( $V1 = L$ ), with 100 kHz bandwidth.

## Thermal Data

Psi-JT ( $\Psi_{JT}$ ), junction top-of-package, is a thermal metric to estimate junction temperature of a device on the customer application PCB (JEDEC JESD51-2).

$$\Psi_{JT} = (T_J - T_T)/P$$

where

$\Psi_{JT}$  = junction-to-top of package characterization parameter, °C/W

$T_J$  = die junction temperature, °C

$T_T$  = package temperature (top surface, in the center), °C

$P$  = power dissipated by device, Watts

Table 4 • Thermal Data for PE42723

Parameter	Typ	Unit
Maximum junction temperature, $T_{JMAX}$ (RF input power, CW = 80 dBmV, +85°C ambient)	90	°C
$\Psi_{JT}$	21	°C/W

## Control Logic

Table 5 provides the control logic truth table for the PE42723.


Table 5 • Truth Table for PE42723

State	V1
RFC–RF1	H
RFC–RF2	L

## Typical Performance Data


Figure 2–Figure 11 show the typical performance data @ +25 °C,  $V_{DD} = 3.3V$ ,  $Z_S = Z_L = 75\Omega$ , unless otherwise specified.

Figure 2 • Insertion Loss vs Temperature (RFC–RFX)<sup>(\*)</sup>




Note: \* High frequency performance can be improved by external matching (see Figure 12–Figure 15).

Figure 3 • Insertion Loss vs  $V_{DD}$  (RFC–RFX)<sup>(\*)</sup>




Note: \* High frequency performance can be improved by external matching (see Figure 12–Figure 15).

Figure 4 • RFC Port Return Loss vs Temperature<sup>(\*)</sup>




Note: \* High frequency performance can be improved by external matching (see Figure 12–Figure 15).

Figure 5 • RFC Port Return Loss vs  $V_{DD}$ <sup>(\*)</sup>




Note: \* High frequency performance can be improved by external matching (see Figure 12–Figure 15).

Figure 6 • Active Port Return Loss vs Temperature<sup>(\*)</sup>



Note: \* High frequency performance can be improved by external matching (see Figure 12–Figure 15).

Figure 7 • Active Port Return Loss vs  $V_{DD}$ <sup>(\*)</sup>



Note: \* High frequency performance can be improved by external matching (see Figure 12–Figure 15).



Figure 8 • Isolation vs Temperature (RFX–RFX)




Figure 9 • Isolation vs  $V_{DD}$  (RFX–RFX)




Figure 10 • Isolation vs Temperature (RFC–RFX)






Figure 11 • Isolation vs  $V_{DD}$  (RFC–RFX)




## High Frequency Performance with External Matching

High frequency insertion loss and return loss can be improved by inductive matching on the RF ports in the customer application board layout. **Figure 12** is a matching network using a 2.2 nH inductor on each RF port. The inductor needs to be placed as close to the device under test (DUT) as possible. **Figure 13–Figure 15** show the insertion loss and return loss improvement using a 2.2 nH inductor on RFC port and a 2.2 nH on RF1, RF2 and RFC ports, respectively.

**Figure 12 • PE42723 Matching Network**




**Figure 13 • Insertion Loss (RFC–RFX) With or Without Matching<sup>(\*)</sup>**




Note: \* For reference only.

Figure 14 • RFC Port Return Loss With or Without Matching<sup>(\*)</sup>



Note: \* For reference only.

Figure 15 • Active Port Return Loss With or Without Matching<sup>(\*)</sup>




Note: \* For reference only.

## Evaluation Kit

The PE42723 evaluation board was designed to ease customer evaluation of the PE42723 RF switch. The RF common port is connected through a 75Ω transmission line via the F-Type connector, J3. RF1 and RF2 ports are connected through 75Ω transmission lines via F-Type connectors J1 and J2, respectively. A 75Ω through transmission line is available via F-Type connectors J4 (THRU left) and J5 (THRU right), which can be used to de-embed the loss of the PCB. J6 provides DC and digital inputs to the device.


Figure 16 • Evaluation Kit Layout for PE42723



## Pin Information

This section provides pinout information for the PE42723. **Figure 17** shows the pin map of this device for the available package. **Table 6** provides a description for each pin.

**Figure 17 • Pin Configuration (Top View)**



**Table 6 • Pin Descriptions for PE42723**

Pin No.	Pin Name	Description
1, 3, 7, 9, 10, 12	GND	Ground
2	RF1 <sup>(*)</sup>	RF port 1
4	NC	Do not connect
5	V <sub>DD</sub>	Supply voltage (nominal 3.3V)
6	V1	Digital control logic input 1
8	RF2 <sup>(*)</sup>	RF port 2
11	RFC <sup>(*)</sup>	RF common
Pad	GND	Exposed pad: ground for proper operation

**Note:** \* RF pins 2, 8 and 11 must be at 0 VDC. The RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met.

## Packaging Information


This section provides packaging data including the moisture sensitivity level, package drawing, package marking and tape-and-reel information.

### Moisture Sensitivity Level

The moisture sensitivity level rating for the PE42723 in the 12-lead 3 × 3 × 0.75 mm QFN package is MSL1.

### Package Drawing

Figure 18 • Package Mechanical Drawing for 12-lead 3 × 3 × 0.75 mm QFN



## Top-Marking Specification


Figure 19 • Package Marking Specifications for PE42723



- = Pin 1 indicator
- YY = Last two digits of assembly year
- WW = Assembly work week
- ZZZZZZ = Assembly lot code (maximum six characters)

## Tape and Reel Specification

Figure 20 • Tape and Reel Specifications for 12-lead 3 × 3 × 0.75 mm QFN



**Notes:**

1. 10 Sprocket hole pitch cumulative tolerance  $\pm 0.2$
2. Camber in compliance with EIA 481
3. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole

A0	3.30
B0	3.30
K0	1.10
D0	1.50 + 0.1/ -0.0
D1	1.5 min
E	1.75 ± 0.10
F	5.50 ± 0.05
P0	4.00
P1	8.00
P2	2.00 ± 0.05
T	0.30 ± 0.05
W0	12.00 ± 0.3

