

#### Product Description

The PE45450 is a HaRP™ technology-enhanced power limiter designed for use in high performance power limiting applications in test and measurement equipment, radar, military electronic counter measure receivers and wireless infrastructure transceivers and antennas.


Unlike traditional PIN diode solutions, the PE45450 achieves an adjustable input 1 dB compression point or limiting threshold via a low current control voltage ( $V_{CTRL}$ ), eliminating the need for external bias components, such as DC blocking capacitors, RF choke inductors, and bias resistors.

It delivers low insertion loss and high linearity under non-limiting input power levels and extremely fast response and recovery time in a limiting event. It also offers superior ESD rating and ESD protection for subsequent circuitry.

The PE45450 is manufactured on Peregrine's UltraCMOS® process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate.

Peregrine's HaRP™ technology enhancements deliver high linearity and excellent harmonics performance. It is an innovative feature of the UltraCMOS process, offering the performance of GaAs with the economy and integration of conventional CMOS.


**Figure 1. Functional Diagram**



#### Features

- Monolithic drop-in solution with no external bias components reducing design complexity
- Adjustable power limiting threshold from +25 dBm to +35 dBm
- Max power handling
  - +40 dBm CW (10W)
  - +47 dBm Pulsed (50W)
- Superior ESD rating and ESD protection
  - 8 kV HBM on all pins
  - 1 kV CDM on all pins
  - 600V MM on all pins
- Unbiased power limiting operation
- Fast response and recovery time of 1 ns
- Dual mode operation
  - Power limiting mode
  - Power reflecting mode

**Figure 2. Package Type**  
12-lead 3x3 mm QFN




**Table 1. Electrical Specifications @ +25°C ( $Z_S = Z_L = 50\Omega$ ), unless otherwise noted**

Parameter	Condition	Min	Typ	Max	Unit
Operating frequency		9 kHz		6 GHz	As shown
<b>Power limiting mode</b>					
Insertion loss <sup>1</sup>	9 kHz–3 GHz		0.45	0.70	dB
	3–6 GHz		0.80	1.05	dB
Return loss <sup>1</sup>	9 kHz–3 GHz		13		dB
	3–6 GHz		17		dB
P1dB / limiting threshold	$V_{CTRL} = -2.5V @ 915 MHz$		35		dBm
	$V_{CTRL} = -1.5V @ 915 MHz$		32		dBm
	$V_{CTRL} = -0.5V @ 915 MHz$		25		dBm
Leakage power <sup>2</sup>	$V_{CTRL} = -2.5V @ 915 MHz$		33.5	35.5	dBm
	$V_{CTRL} = -1.5V @ 915 MHz$		33	35	dBm
	$V_{CTRL} = -0.5V @ 915 MHz$		31.5	33.5	dBm
Leakage power slope	$V_{CTRL} = -1.0V @ 915 MHz$		0.4		dB/dB
Unbiased leakage power <sup>2</sup>	$V_{CTRL} = 0V @ 915 MHz$		25	27	dBm
Input IP2	$V_{CTRL} = -2.5V @ 915 MHz$		115		dBm
	$V_{CTRL} = -2.5V @ 6 GHz$		110		dBm
Input IP3	$V_{CTRL} = -2.5V @ 915 MHz$		70		dBm
	$V_{CTRL} = -2.5V @ 6 GHz$		60		dBm
Response / recovery time	1 GHz		1		ns
<b>Power reflecting mode<sup>3</sup></b>					
Leakage power <sup>2</sup>	$V_{CTRL} = +2.5V @ 915 MHz$		2	8	dBm
Switching time <sup>4</sup>	State change to 10% RF		400		$\mu s$

- Notes:
- External matching is required to achieve the performance.
  - Measured with +40 dBm CW applied at input.
  - This mode requires the control voltage to toggle between +2.5V and –2.5V. At +2.5V, the limiter equivalent circuit is a low impedance to ground, reflecting most of the incident power back to the source.
  - State change is  $V_{CTRL}$  toggle from –2.5V to +2.5V.

Figure 3. Pin Configuration (Top View)\*



Note: \* Pins 10–12 can be ground if deemed necessary by the customer.

Table 2. Pin Descriptions

Pin No.	Pin Name	Description
1, 3, 4, 6, 7, 9	GND	Ground
2	RF1*	RF port 1
5	V <sub>CTRL</sub>	Control voltage
8	RF2*	RF port 2
10–12	N/C	No connect
Pad	GND	Exposed pad: Ground for proper operation

Note: \* RF pins 2 and 8 must be at 0 VDC. The RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met.

### Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

### Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE45450 in the 12-lead 3x3 mm QFN package is MSL1.

Table 3. Operating Ranges

Parameter	Symbol	Min	Typ	Max	Unit
Control voltage Power limiting mode Power reflecting mode	V <sub>CTRL</sub>	-2.5 -2.5		-0.5 +2.5	V V
RF input power, CW <sup>1</sup>	P <sub>MAX,CW</sub>			40	dBm
RF input power, pulsed <sup>2</sup>	P <sub>MAX,PULSED</sub>			47	dBm
RF input power, unbiased <sup>2,3</sup>	P <sub>MAX,UNB</sub>			47	dBm
Operating temperature range	T <sub>OP</sub>	-55	+25	+85	°C
Operating junction temperature <sup>1</sup>	T <sub>J</sub>			+290	°C

Notes: 1. CW, 100% duty cycle, in 10 min, 50Ω  
2. Pulsed, 0.1% duty cycle of 1 μs pulse width in 10 min, 50Ω  
3. V<sub>CTRL</sub> = 0V or V<sub>CTRL</sub> pin left not connected

Table 4. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Control voltage Power limiting mode Power reflecting mode	V <sub>CTRL</sub>	-3.3	3.6	V
Storage temperature range	T <sub>ST</sub>	-65	+150	°C
ESD voltage HBM <sup>1</sup> , all pins	V <sub>ESD,HBM</sub>		8000	V
ESD voltage MM <sup>2</sup> , all pins	V <sub>ESD,MM</sub>		600	V
ESD voltage CDM <sup>3</sup> , all pins	V <sub>ESD,CDM</sub>		1000	V

Notes: 1. Human Body Model (HBM, MIL-STD 883 Method 3015.7)  
2. Machine Model (JEDEC JESD22-A115)  
3. Charged Device Model (JEDEC JESD22-C101)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

### Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

### ESD Protection Capability

The PE45450 can be used as an ESD protection device to protect sensitive circuit elements against ESD surges. Besides superior ESD rating of 8 kV HBM, the PE45450 has excellent voltage clamping capability. During an ESD event, the PE45450 maintains very low voltage across the device to ensure that the circuit element it is protecting survives.

**Table 5. Transmission Line Pulse Data vs. HBM**

V <sub>CTRL</sub>	HBM (V)	Max Current (A)	Voltage (V)
0	1000	0.7	3.7
-1.5	1000	0.7	18
0	2000	1.3	7
-1.5	2000	1.3	20
0	3000	2.0	10.8
-1.5	3000	2.0	21.5

### Dual Mode Operation


#### Power Limiting Mode

The PE45450 performs as a linear power limiter with adjustable P1dB / limiting threshold. The P1dB / limiting threshold can be adjusted by changing the control voltage between -2.5V and -0.5V. If unbiased, or if V<sub>CTRL</sub> = 0V, the PE45450 still offers power limiting protection.

#### Power Reflecting Mode

Power reflecting mode requires a power detector to sample the RF input power and a microcontroller to toggle the limiter control voltage between +2.5V and -2.5V based on the system protection requirements. At +2.5V, the limiter impedance to ground is less than 1Ω and most of the incident power will be reflected back to the source. At -2.5V, the device operates as in power limiting mode.

**Figure 4. Transmission Line Pulse Curve**



## Thermal Data

When limiting high power RF signals, the junction temperature of the power limiter can rise significantly.

Special consideration needs to be made in the design of the PCB to properly dissipate the heat away from the part and maintain the 290°C peak junction temperature.


It is recommended to use best design practices for high power QFN packages: multi-layer PCBs with thermal vias in a thermal pad soldered to the slug of the package. Special care also needs to be made to alleviate solder voiding under the part.

**Table 6. Theta JC**


Parameter	Min	Typ	Max	Unit
Theta JC		20		°C/W

Typical Performance Data @ +25°C, 915 MHz ( $Z_S = Z_L = 50\Omega$ ), unless otherwise noted


**Figure 5. Insertion Loss vs. Temperature**



**Figure 6. Input Return Loss vs. Temperature**



**Figure 7. Output Return Loss vs. Temperature**



Typical Performance Data @ +25°C, 915 MHz ( $Z_S = Z_L = 50\Omega$ ), unless otherwise noted

Figure 8.  $P_{OUT}$  vs.  $P_{IN}$  Over  $V_{CTRL}$




Figure 9.  $P_{OUT}$  vs.  $P_{IN}$  Over Frequency @  $V_{CTRL} = -0.7V$




Figure 10. P1dB vs.  $V_{CTRL}$  Over Temperature





Figure 11.  $P_{OUT}$  vs.  $P_{IN}$  Over Frequency @  $V_{CTRL} = -1.5V$



Typical Performance Data @ +25°C, 915 MHz ( $Z_S = Z_L = 50\Omega$ ), unless otherwise noted

Figure 12. IIP3 / IIP2 vs.  $V_{CTRL}$  Over Temperature




Figure 13. IIP3 / IIP2 vs.  $P_{IN}$  Over  $V_{CTRL}$




Figure 14. Leakage Power @  $P_{MAX}$  vs.  $V_{CTRL}$  Over Temperature





Figure 15. P1dB, IIP3, IIP2, Leakage Power @  $P_{MAX}$  vs.  $V_{CTRL}$






## Evaluation Kit

The power limiter EVK board was designed to ease customer evaluation of Peregrine's PE45450. The bi-directional RF input and output are connected to RF1 and RF2 port through a 50 $\Omega$  transmission line via SMA connectors J2 and J3. A through 50 $\Omega$  transmission line is available via SMA connectors J5 and J6. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated. The 2-pin connector J4 is connected to the external bias  $V_{CTRL}$ .


The board is constructed of a four metal layer material with a total thickness of 62 mils. The top RF layer is Rogers RO4350B material with a 6.6 mil RF core and  $\epsilon_r = 3.66$ . The middle layers provide ground for the transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 13.5 mils, trace gaps of 10 mils, and metal thickness of 2.1 mils.

Figure 16. Evaluation Board Layout



PRT-51452


**Figure 17. Evaluation Board Schematic**



Caution: Contains parts and assemblies susceptible to damage by electrostatic discharge (ESD).

DOC-44327

**Figure 18. Package Drawing**  
12-lead 3x3 mm QFN



**Figure 19. Top Marking Specifications**



- = Pin 1 designator
- 45450 = Five digit part number
- YYWW = Date Code, last two digits of the year and work week
- ZZZZZZ = Maximum six characters of the assembly lot code

DOC-51207