

# **Product Specification PE64904**

# **Product Description**

The PE64904 is a DuNE™-enhanced Digitally Tunable Capacitor (DTC) based on Peregrine's UltraCMOS® technology. DTC products provide a monolithically integrated impedance tuning solution for demanding RF applications.

The PE64904 offers high RF power handling and ruggedness, while meeting challenging harmonic and linearity requirements.

This highly versatile product can be used in series or shunt configurations to support a wide variety of tuning circuit topologies.

The device is controlled through the widely supported 3-wire (SPI compatible) interface. All decoding and biasing is integrated on-chip and no external bypassing or filtering components are required.

Peregrine's DuNE™ technology enables excellent linearity and exceptional harmonic performance. DuNE devices deliver performance superior to GaAs devices with the economy and integration of conventional CMOS.

# **Figure 1. Functional Block Diagram**



71-0066-01

**UltraCMOS® Digitally Tunable Capacitor (DTC) 100 - 3000 MHz** 

#### **Features**

- 3-wire (SPI compatible) Serial Interface with built-in bias voltage generation and ESD protection
- DuNE<sup>™</sup>-enhanced UltraCMOS<sup>®</sup> device
- 5-bit 32-state Digitally Tunable Capacitor
- Series configuration  $C = 0.60 4.60$  pF (7.7:1 tuning ratio) in discrete 129 fF steps
- Shunt configuration  $C = 1.14 5.10$  pF (4.6:1 tuning ratio) in discrete 129 fF steps
- High RF Power Handling (up to 38 dBm, 30  $V_{\text{pk}}$  RF) and High Linearity
- Wide power supply range (2.3 to 3.6V) and low current consumption (typ. 140 μA at 2.6V)
- Excellent 1.5 kV HBM ESD tolerance on all pins
- 2 x 2 x 0.45 mm QFN package
- Applications include:
	- Tunable Filter Networks
	- Tunable Antennas
	- RFID
	- Tunable Matching Networks
	- Phase Shifters
	- Wireless Communications

#### **Figure 2. Package Type**

10L 2 x 2 x 0.45 mm QFN package





# Table 1. Electrical Specifications @ 25°C, V<sub>DD</sub> = 2.6V



Notes: 1. Q for a Shunt DTC based on a Series RLC equivalent circuit.

 $Q = X_C/R = (X-X_L)/R$ , where  $X = X_L+X_C$ ,  $X_L = 2^*pi^*f^*L$ ,  $X_C = -1/(2^*pi^*f^*C)$ , which is equal to removing the effect of parasitic inductance L<sub>S.</sub>

2. In series or shunt between 50 Ω ports. Pulsed RF input with 4620 µs period, 50% duty cycle, measured per 3GPP TS 45.005.

3. DC path to ground at RF+ and RF- must be provided to achieve specified performance.

4. State change activated on falling edge of SEN following data word.



# **Figure 3. Pin Configuration (Top View)**



#### **Table 2. Pin Descriptions**



Note 1: Pins 1-2 and 8-9 must be tied together on PCB for optimal performance.

#### **Table 3. Operating Ranges**



Notes: 1. Maximum Power Available from 50Ω Source. Pulsed RF input with 4620 µS period, 50% duty cycle, measured per 3GPP TS 45.005. 2. Node voltages defined per Equivalent Circuit Model Schematic (*Figure 18*). When DTC is used as a part of reactive network, impedance transformation may cause the internal RF voltages  $(V_P, V_M)$  to exceed Peak Operating RF Voltage even with specified RF Input Power Levels. For operation above about +20 dBm (100 mW), the complete RF circuit must be simulated using actual input power and load conditions, and internal node voltages (V<sub>P</sub>, V<sub>M</sub> in *Figure 18*) monitored to not exceed 30 Vpk.

#### **Table 4. Absolute Maximum Ratings**



Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

#### **Electrostatic Discharge (ESD) Precautions**

When handling this UltraCMOS $^\circledast$  device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

#### **Latch-Up Avoidance**

Unlike conventional CMOS devices, UltraCMOS® devices are immune to latch-up.

#### **Moisture Sensitivity Level**

The Moisture Sensitivity Level rating for the PE64904 in the 10-lead 2 x 2 x 0.45 mm QFN package is MSL1.



#### **Performance Plots @ 25°C and 2.6V unless otherwise specified**

**Figure 4. Measured Shunt C (@ 100 MHz) vs. State (temperature)** 











*©2018 Peregrine Semiconductor Corp. All rights reserved.* DOC-87399-1



**Figure 7. Measured Series S11/S22 (major states)**



**Figure 9. Measured Series S21 vs. Frequency (major states)**







# **Measured Shunt Q vs Frequency (major states) Frequency (major states) Figure 10. Measured Shunt Q vs.**

**Figure 12. Measured Shunt Q (state 31) vs. Frequency (temperature)**



**Figure 11. Measured Shunt Q (state 0) vs. Frequency (temperature)**





#### **Operation at Frequencies Below 100 MHz**

The PE64904 may be operated below the 100 MHz specified minimum operating frequency. The total capacitance and peak operating RF voltage are de-rated down to 1 MHz. *Figure 13* shows the total shunt capacitance from 1 MHz through 100 MHz. As seen in *Figure 14*, the maximum RF voltage that can be placed across the RF terminals or across either RF terminal to Ground is de-rated as a function of frequency.

Note: *Table 1* performance specifications are not guaranteed below 100 MHz. *Figures 13*, *14*, and *15* reflect performance of a typical PE64904.



**Figure 13. Measured Shunt C vs. Frequency (major states, 1 MHz - 100 MHz)**

**Figure 15. Measured Shunt Q vs. Frequency (major states, 1 MHz - 100 MHz)**



*<sup>©2018</sup> Peregrine Semiconductor Corp. All rights reserved.* DOC-87399-1

**Figure 14. Voltage Derating vs. Frequency (1 MHz - 100 MHz)** 





# **Serial Interface Operation and Sharing**

The PE64904 is controlled by a three wire SPIcompatible interface. As shown in *Figure 16*, the serial master initiates the start of a telegram by driving the SEN (Serial Enable) line high. Each bit of the 8-bit telegram is clocked in on the rising edge of the SCL (Serial Clock) line. SDA bits are clocked by most significant bit (MSB) first, as shown in *Table 5* and *Figure 16*. Transactions on SDA (Serial Data) are allowed on the falling edge of SCL. The DTC activates the data on the falling edge of SEN. The DTC does not count how many bits are clocked and only maintains the last 8 bits it received.

More than 1 DTC can be controlled by one interface by utilizing a dedicated enable (SEN) line for each DTC. SDA, SCL, and  $V_{DD}$  lines may be shared as shown in *Figure 17*. Dedicated SEN lines act as a chip select such that each DTC will only respond to serial transactions intended for them. This makes each DTC change states sequentially as they are programmed.

Alternatively, a dedicated SDA line with common SEN can be used. This allows all DTCs to change states simultaneously, but requires all DTCs to be programmed even if the state is not changed.



#### **Figure 16. Serial Interface Timing Diagram (oscilloscope view)**

#### **Table 5. Register Map**



#### **Table 6. Serial Interface Timing Characteristics**

 $V_{DD} = 2.6V$ , -40°C < T<sub>A</sub> < +85°C, unless otherwise specified



**Figure 17. Recommended Bus Sharing**





The DTC Equivalent Circuit Model includes all parasitic elements and is accurate in both Series and Shunt configurations, reflecting physical circuit behavior accurately and providing very close correlation to measured data. It can easily be used in circuit simulation programs. Most parameters are state independent, and simple equations are provided for the state dependent parameters. The Tuning Core capacitance  $C_{\rm S}$  represents capacitance between RF+ and RF- ports. It is linearly proportional to state (0 to 31 in decimal) in a discrete fashion. The Series Tuning Ratio is defined as  $C_{Smax}/C_{Smin}$ .

 $C_{P}$  represents the circuit and package parasitics from RF ports to GND. In Shunt configuration the total capacitance of the DTC is higher due to parallel combination of  $C_P$  and  $C_S$ . In Series configuration,  $C_S$  and  $C_P$  do not add in parallel and the DTC appears as an impedance transformation network.

Parasitic inductance due to circuit and package is modeled as  $L<sub>S</sub>$  and causes the apparent capacitance of the DTC to increase with frequency until it reaches Self Resonant Frequency (SRF). The value of SRF depends on state and is approximately inversely proportional to the square root of capacitance.

The overall dissipative losses of the DTC are modeled by  $R_S$ ,  $R_{P1}$  and  $R_{P2}$  resistors. The parameter  $R<sub>S</sub>$  represents the Equivalent Series Resistance (ESR) of the tuning core and is dependent on state.  $R_{P1}$  and  $R_{P2}$  represent losses due to the parasitic and biasing networks, and are state-independent.

#### **Table 7. Maximum Operating RF Voltage**



#### **Equivalent Circuit Model Description Figure 18. Equivalent Circuit Model Schematic**



#### **Table 8. Equivalent Circuit Model Parameters**



#### **Table 9. Equivalent Circuit Data**





# **Layout Recommendations**

For optimal results, place a ground fill directly under the DTC package on the PCB. Layout isolation is desired between all control and RF lines. When using the DTC in a shunt configuration, it is important to make sure the RF-pin is solidly grounded to a filled ground plane. Ground traces should be as short as possible to minimize inductance. A continuous ground plane is preferred on the top layer of the PCB. When multiple DTCs are used together, the physical distance between them should be minimized and the connection should be as wide as possible to minimize series parasitic inductance.

### **Figure 19. Recommended Schematic of Multiple DTCs**



**Figure 20. Recommended Layout of Multiple DTCs** 



# **Evaluation Board**

The 101-0597 Evaluation Board (EVB) was designed for accurate measurement of the DTC impedance and loss. Two configurations are available: 1 Port Shunt (J3) and 2 Port Series (J4, J5). Three calibration standards are provided. The open (J2) and short (J1) standards (104 ps delay) are used for performing port extensions and accounting for electrical length and transmission line loss. The Thru (J9, J10) standard can be used to estimate PCB transmission line losses for scalar de-embedding of the 2 Port Series configuration (J4, J5).

The board consists of a 4 layer stack with 2 outer layers made of Rogers 4350B ( $\varepsilon_r$  = 3.48) and 2 inner layers of FR4 ( $\varepsilon_r$  = 4.80). The total thickness of this board is 62 mils (1.57 mm). The inner layers provide a ground plane for the transmission lines. Each transmission line is designed using a coplanar waveguide with ground plane (CPWG) model using a trace width of 32 mils (0.813 mm), gap of 15 mils (0.381 mm), and a metal thickness of 1.4 mils (0.051 mm).

# **Figure 21. Evaluation Board Layout**



DOC-87399-1 *©2018 Peregrine Semiconductor Corp. All rights reserved.* 



# **Figure 22. Package Drawing**

10-lead 2 x 2 x 0.45 mm



# **Figure 23. Marking Specifications**





17-0112