ESD5B5.0S, SZESD5B5.0S

ESD Protection Diode

Micro-Packaged Diodes for ESD Protection

The ESD5B Series is designed to protect voltage sensitive components from ESD. Excellent clamping capability, low leakage, and fast response time provide best in class protection on designs that are exposed to ESD. Because of its small size and bi-directional design, it is ideal for use in cellular phones, MP3 players, and portable applications that require audio line protection.

Specification Features

- Low Capacitance 32 pF
- Low Clamping Voltage
- Small Body Outline Dimensions: nom 0.063" x 0.032" (1.6x0.8 mm)
- Low Body Height: nom 0.024" (0.6 mm)
- Reverse Working (Stand-off) Voltage: 5.0 V
- Peak Power up to 50 W @ 8 x 20 µs Pulse
- Low Leakage
- Response Time is Typically < 1 ns
- ESD Rating of Class 3 (> 16 kV) per Human Body Model
- IEC61000-4-2 Level 4 ESD Protection
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable
- This is a Pb–Free Device

Mechanical Characteristics CASE: Void-free, transfer-molded, thermosetting plastic Epoxy Meets UL 94 V–0 LEAD FINISH: 100% Matte Sn (Tin) MOUNTING POSITION: Any QUALIFIED MAX REFLOW TEMPERATURE: 260°C Device Meets MSL 1 Requirements

MAXIMUM RATINGS

Ra	Symbol	Value	Unit	
IEC 61000-4-2 (ESD)	Contact Air		±30 ±30	kV
ESD Voltage	Per Human Body Model Per Machine Model		16 400	kV V
Peak Power (Figure 1) Peak Power (Figure 2)P	P _{PK}	50 10	W	
Total Power Dissipation @ $T_A = 25^{\circ}C$	P _D	200	mW	
Junction and Storage Te	T _J , T _{stg}	–55 to +150	°C	
Lead Solder Temperature (10 Second Duration)	re – Maximum	ΤL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. FR-5 = $1.0 \times 0.75 \times 0.62$ in.

See Application Note AND8308/D for further description of survivability specs.



ON Semiconductor®

www.onsemi.com





SOD-523 CASE 502

MARKING DIAGRAM



B5 = Specific Device Code

- M Date Code
- = Pb–Free Package

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary depending upon manufacturing location.

ORDERING INFORMATION

Device	Package	Shipping [†]	
ESD5B5.0ST1G	SOD–523 (Pb–Free)	3000 / Tape & Reel	
ESD5B5.0ST5G	SOD–523 (Pb–Free)	8000 / Tape & Reel	
SZESD5B5.0ST1G	SOD–523 (Pb–Free)	3000 / Tape & Reel	
SZESD5B5.0ST5G	SOD–523 (Pb–Free)	8000 / Tape & Reel	


+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ESD5B5.0S, SZESD5B5.0S

ELECTRICAL CHARACTERISTICS

 $(T_A = 25^{\circ}C \text{ unless otherwise noted})$

Symbol	Parameter
I _{PP}	Reverse Peak Pulse Current
V _C	Clamping Voltage @ IPP
V _{RWM}	Working Peak Reverse Voltage
I _R	Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
Ι _Τ	Test Current



*See Application Note AND8308/D for detailed explanations of datasheet parameters.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted, V_F = 0.9 V Max. @ I_F = 10 mA for all types)

V _{RWM} (V)		I _R (μA) V _{BR} (V) @ I _T @ V _{RWM} (Note 2)				C (pF) @ V _R = 0 V, f = 1 MHz	v _c
Device*	Max	Max	Min	Max	mA	Тур	Per IEC61000-4-2 (Note 3)
ESD5B5.0ST1G/T5G, SZESD5B5.0ST1G	5.0	1.0	5.8	7.8	1.0	32	Figures 1 and 2 See Below

*Other voltages available upon request.

2. V_{BR} is measured with a pulse test current I_{T} at an ambient temperature of 25°C.

3. For test procedure see Figures 3 and 4 and Application Note AND8307/D.




Figure 1. ESD Clamping Voltage Screenshot Positive 8 kV Contact per IEC 61000-4-2




Figure 2. ESD Clamping Voltage Screenshot Negative 8 kV Contact per IEC 61000–4–2

ESD5B5.0S, SZESD5B5.0S

IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 3. IEC61000-4-2 Spec




Figure 4. Diagram of ESD Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.


ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS

onsemi



DOCUMENT NUMBER:	98AON11524D Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	SOD-523		PAGE 1 OF 1				
onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves							

purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.