DNSemi

ESD Protection Diodes

Ultra Low Capacitance ESD Protection Diode for High Speed Data Line

ESD8101, ESD8111

The ESD81x1 Series ESD protection diodes are designed to protect high speed data lines from ESD. Ultra-low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines.

Features

- Low Capacitance (0.20 pF Typ, I/O to GND)
- Protection for the Following IEC Standards: IEC 61000-4-2 (Level 4)
- Low ESD Clamping Voltage
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications


- USB 3.0/3.1
- MHL 2.0
- eSATA

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	TJ	-55 to +150	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	ΤL	260	°C
ESD8101: IEC 61000-4-2 Contact IEC 61000-4-2 Air ESD8111: IEC 61000-4-2 Contact IEC 61000-4-2 Air	ESD	±23 ±23 ±30 ±30	kV kV kV kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

See Application Note AND8308/D for further description of survivability specs.












T, F, Q = Device Code

CASE 152AK

WLCSP2






ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Symbol	Parameter
V _{RWM}	Working Peak Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
Ι _Τ	Test Current
V _{HOLD}	Holding Reverse Voltage
I _{HOLD}	Holding Reverse Current
R _{DYN}	Dynamic Resistance
I _{PP}	Maximum Peak Pulse Current
V _C	Clamping Voltage @ I _{PP} V _C = V _{HOLD} + (I _{PP} * R _{DYN})



ELECTRICAL CHARACTERISTICS (T_A = 25° C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	V _{RWM}	I/O Pin to GND			3.3	V
Breakdown Voltage	V _{BR}	I _T = 1 mA, I/O Pin to GND	5.5	7.9	8.6	V
Reverse Leakage Current	I _R	V _{RWM} = 3.3 V, I/O Pin to GND			1.0	μA
Reverse Holding Voltage	V _{HOLD}	I/O Pin to GND		2.1		V
Holding Reverse Current	I _{HOLD}	I/O Pin to GND		17		mA
ESD8111 Clamping Voltage	V _C	I _{PP} = 7.1 A, (8/20 μs pulse)			8.0	V
ESD8101, ESD8111 Clamping Voltage TLP (Note 1)	V _C	$I_{PP} = 8 A $ $\begin{cases} IEC 61000-4-2 \text{ Level 2 equivalent} \\ (\pm 4 \text{ kV Contact}, \pm 4 \text{ kV Air}) \end{cases}$		6.5		V
		$I_{PP} = 16 A \\ \begin{cases} IEC \ 61000-4-2 \ Level \ 4 \ equivalent \\ (\pm 8 \ kV \ Contact, \ \pm 15 \ kV \ Air) \end{cases}$		10		
Dynamic Resistance	R _{DYN}	I/O Pin to GND		0.46		Ω
Junction Capacitance	CJ	V _R = 0 V, f = 1 MHz		0.2	0.4	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. ANSI/ESD STM5.5.1 – Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: $Z_0 = 50 \ \Omega$, $t_p = 100 \ ns$, $t_r = 4 \ ns$, averaging window; $t_1 = 30 \ ns$ to $t_2 = 60 \ ns$.


ORDERING INFORMATION

Device	Package	Shipping [†]
ESD8101FCT5G	DSN2 (Pb-Free)	10,000 / Tape & Reel
ESD8111FCT5G	WLCSP2 (Pb-Free)	10,000 / Tape & Reel
ESD8111PFCT5G	WLCSP2 Side wall Isolated 0201 (Pb-Free)	10,000 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


ESD8101, ESD8111

TYPICAL CHARACTERISTICS



ESD8101, ESD8111

TYPICAL CHARACTERISTICS



IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 11. IEC61000-4-2 Spec

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 12. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 13 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 12. Simplified Schematic of a Typical TLP System




Figure 13. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms







DSN2, 0.435x0.23, 0.27P, (01005) CASE 152AK

ISSUE A

DATE 17 FEB 2015






X = Specific Device Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G", may or not be present.

RECOMMENDED SOLDER FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON82198E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DSN2, 0.435X0.23, 0.27P (0	0.27P (01005) PAGE 1 OF 1		
ON Semiconductor and a are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.				







X4DFN2, 0.60x0.30, 0.36P CASE 152AX


ISSUE G

DATE 12 APR 2019





RECOMMENDED SOLDER FOOTPRINT*




*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


DOCUMENT NUMBER:	98AON06808G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DESCRIPTION: X4DFN2, 0.60x0.30, 0.36P PAGE 1		PAGE 1 OF 1	
ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.				

DATE 22 SEP 2017












X = Specific Device Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON49805E	BAON49805E Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DN: WLCSP2, 0.6X0.3 PAGE 1		PAGE 1 OF 1	
ON Semiconductor and ()) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.				

WLCSP2, 0.6x0.3 CASE 567AV ISSUE C