ON Semiconductor

Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

ESD Protection Diodes

Low Capacitance ESD Protection Diode for High Speed Data Line

The ESD8451 Series ESD protection diodes are designed to protect high speed data lines from ESD. Ultra-low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines.

Features

- Low Capacitance (0.30 pF Max, I/O to GND)
- Protection for the Following IEC Standards: IEC 61000-4-2 (Level 4)
 ISO10605 330 pF / 2 kΩ ±30 kV Contact
- Low ESD Clamping Voltage
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- USB 3.0
- MHL 2.0
- eSATA

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	TJ	-55 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	TL	260	°C
IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD)	ESD ESD	±15 ±15	kV kV

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS

X3DFN2 CASE 152AF





XDFN2 CASE 711AM




P, A :

= Specific Device Code

M = Date Code

PIN CONFIGURATION AND SCHEMATIC





ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

See Application Note AND8308/D for further description of survivability specs.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Symbol	Parameter
V _{RWM}	Working Peak Voltage
I _R	Maximum Reverse Leakage Current @ V _{RWM}
V _{BR}	Breakdown Voltage @ I _T
I _T	Test Current
V _{HOLD}	Holding Reverse Voltage
I _{HOLD} Holding Reverse Current	
R _{DYN} Dynamic Resistance	
I _{PP} Maximum Peak Pulse Current	
V _C Clamping Voltage @ I _{PP} V _C = V _{HOLD} + (I _{PP} * R _{DYN})	



ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	V_{RWM}	I/O Pin to GND			3.3	V
Breakdown Voltage	V_{BR}	I _T = 1 mA, I/O Pin to GND	5.5	7.9	8.3	V
Reverse Leakage Current	I _R	V _{RWM} = 3.3 V, I/O Pin to GND			500	nA
Reverse Holding Voltage	V _{HOLD}	I/O Pin to GND		2.05		V
Holding Reverse Current	I _{HOLD}	I/O Pin to GND		17		mA
Clamping Voltage (Note 1)	V _C	IEC61000-4-2, ±8 KV Contact		•		V
ESD8451MUT5G Clamping Voltage	V _C	I _{PP} = 3.7 A, 8/20 μs pulse			13.7	V
ESD8451N2T5G Clamping Voltage	V _C	I _{PP} = 5.0 A, 8/20 μs pulse			17.0	V
ESD8451MUT5G Clamping Voltage TLP (Note 2)	V _C			11.0 19.0		V
ESD8451N2T5G Clamping Voltage TLP (Note 2)	V _C	$ I_{PP} = 8 \text{ A} $ $ \begin{cases} \text{IEC } 61000 - 4 - 2 \text{ Level 2 equivalent} \\ (\pm 4 \text{ kV Contact}, \pm 4 \text{ kV Air}) \end{cases} $ $ I_{PP} = 16 \text{ A} $ $ \begin{cases} \text{IEC } 61000 - 4 - 2 \text{ Level 4 equivalent} \\ (\pm 8 \text{ kV Contact}, \pm 8 \text{ kV Air}) \end{cases} $		9.0 16.0		V
ESD8451MUT5G Dynamic Resistance	R _{DYN}	Pin1 to Pin2 Pin2 to Pin1		1.0 1.0		Ω
ESD8451N2T5G Dynamic Resistance	R _{DYN}	Pin1 to Pin2 Pin2 to Pin1		0.84 0.84		Ω
Junction Capacitance	СЈ	V _R = 0 V, f = 1 MHz		0.20	0.30	pF
Junction Capacitance	CJ	V _R = 0 V, f = 2.5 GHz		0.19	0.25	pF

^{1.} For test procedure see Figure 16 and application note AND8307/D.

^{2.} ANSI/ESD STM5.5.1 – Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: $Z_0 = 50 \Omega$, $t_p = 100 \text{ ns}$, $t_r = 4 \text{ ns}$, averaging window; $t_1 = 30 \text{ ns}$ to $t_2 = 60 \text{ ns}$.

TYPICAL CHARACTERISTICS




Figure 1. ESD8451N2 ESD Clamping Voltage Screenshot Negative 8kV Contact per IEC61000-4-2

Figure 2. ESD8451N2 ESD Clamping Voltage Screenshot Positive 8kV Contact per IEC61000-4-2





Figure 3. ESD8451MU ESD Clamping Voltage Screenshot Negative 8kV Contact per IEC61000-4-2

Figure 4. ESD8451MU ESD Clamping Voltage Screenshot Positive 8kV Contact per IEC61000-4-2


TYPICAL CHARACTERISTICS



1.0 0.9 0.8 0.7 0.6 C (pF) 0.5 0.3 0.2 0.1 0.5 2.5 -3.5 -2.5 -1.5 -0.5 1.5 3.5 V_{BIAS} (V)

Figure 5. ESD8451MUT5G CV Characteristics

Figure 6. ESD8451N2T5G CV Characteristics







Figure 7. ESD8451MUT5G S21 Insertion Loss

Figure 8. ESD8451N2T5G S21 Insertion Loss






Figure 9. ESD8451MUT5G Capacitance over Frequency

Figure 10. ESD8451N2T5G Capacitance over Frequency

TYPICAL CHARACTERISTICS




Figure 11. ESD8451MUT5G Positive TLP I–V Curve

Figure 12. ESD8451N2T5G Positive TLP I–V Curve




Figure 13. ESD8451MUT5G Negative TLP I–V Curve

Figure 14. ESD8451N2T5G Negative TLP I–V Curve

Latch-Up Considerations

ON Semiconductor's 8000 series of ESD protection devices utilize a snap-back, SCR type structure. By using this technology, the potential for a latch-up condition was taken into account by performing load line analyses of common high speed serial interfaces. Example load lines for latch-up free applications and applications with the potential for latch-up are shown below with a generic IV characteristic of a snapback, SCR type structured device overlaid on each. In the latch-up free load line case, the IV characteristic of the snapback protection device intersects the load-line in one unique point (V_{OP}, I_{OP}). This is the only

stable operating point of the circuit and the system is therefore latch—up free. In the non–latch up free load line case, the IV characteristic of the snapback protection device intersects the load–line in two points (V_{OPA}, I_{OPA}) and (V_{OPB}, I_{OPB}). Therefore in this case, the potential for latch—up exists if the system settles at (V_{OPB}, I_{OPB}) after a transient. Because of this, ESD8451 should not be used for HDMI applications — ESD8104 or ESD8040 have been designed to be acceptable for HDMI applications without latch—up. Please refer to Application Note AND9116/D for a more in–depth explanation of latch—up considerations using ESD8000 series devices.




Figure 15. Example Load Lines for Latch-up Free Applications and Applications with the Potential for Latch-up

Table 1. SUMMARY OF SCR REQUIREMENTS FOR LATCH-UP FREE APPLICATIONS

Application	VBR (min) (V)	IH (min) (mA)	VH (min) (V)	ON Semiconductor ESD8000 Series Recommended PN
HDMI 1.4/1.3a TMDS	3.465	54.78	1.0	ESD8104, ESD8040
USB 2.0 LS/FS	3.301	1.76	1.0	ESD8004, ESD8451
USB 2.0 HS	0.482	N/A	1.0	ESD8004, ESD8451
USB 3.0 SS	2.800	N/A	1.0	ESD8004, ESD8006, ESD8451
DisplayPort	3.600	25.00	1.0	ESD8004, ESD8006, ESD8451

IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 16. IEC61000-4-2 Spec

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 17. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 18 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 17. Simplified Schematic of a Typical TLP System




Figure 18. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms

ORDERING INFORMATION


Device	Package	Shipping [†]	
ESD8451N2T5G, SZESD8451N2T5G*	XDFN2 (Pb-Free)	8000 / Tape & Reel	
ESD8451MUT5G	X3DFN2 (Pb-Free)	10000 / Tape & Reel	
SZESD8451MUT5G*	X3DFN2 (Pb-Free)	15000 / Tape & Reel	


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP


Capable.

PACKAGE DIMENSIONS

X3DFN2, 0.62x0.32, 0.355P, (0201) CASE 152AF **ISSUE A**








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 2. CONTROLLING DIMENSION: MILLIMETERS.

		MILLIMETERS			
DI	M	MIN	MAX		
A	١	0.25	0.33		
Α	1		0.05		
k)	0.22	0.28		
)	0.58	0.66		
E	:	0.28	0.36		
e	,	0.355 BSC			
L	2	0.17	0.23		

RECOMMENDED MOUNTING FOOTPRINT*



See Application Note AND8398/D for more mounting details

^{*}For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.