


ESDA13P70-1U1M

High power transient voltage suppressor

Datasheet - production data



Features

- Low clamping voltage
- Typical peak pulse power:
 - 1300 W (8/20µs)
- Stand-off voltage 12 V
- Unidirectional diode
- Low leakage current:
 - 0.2 μA at 25 $^\circ C$

Complies with the following standards:

- IEC 61000-4-2 level 4
 - ±30 kV (air discharge)
 - ±30 kV (contact discharge)

Applications

Where transient overvoltage protection in ESD sensitive equipment is required, such as:

- Portable multimedia, tablets, mobile phone, smart phone
- USB V_{BUS} protection
- Power supply protection
- Battery protection


This is information on a product in full production.

Description

The ESDA13P70-1U1M is an unidirectional single line TVS diode designed to protect the power line against EOS and ESD transients.

The device is ideal for applications where high power TVS and board space saving are required.

Figure 1. Pin configuration



1 Characteristics

Symbol	Parameter	Value	Unit
V _{PP}	Peak pulse voltage: IEC 61000-4-2 contact discharge IEC 61000-4-2 air discharge		kV
P _{PP}	Peak pulse power (8/20 µs)	1300	W
I _{PP}	Peak pulse current (8/20 µs)	70	А
T _{stg}	Storage temperature range	-55 to +150	°C
Т _{ор}	Operating junction temperature range	-55 to +150	°C

Table 1. Absolu	ute maximum	ratings	$(T_{amb} = 25 \ ^{\circ}C)$

Figure 2. Electrical characteristics (definitions)







Table 2. Electrical characteristics (values, $T_{amb} = 25 \text{ °C}$)


Symbol	Test conditions	Min.	Тур.	Max.	Unit
V _{BR}	I _R = 1 mA	12.5	13		V
I _{RM}	V _{RM} = 12 V			200	nA
I _{RM}	V _{RM} = 9 V			100	nA
V _{CL}	I _{PP} = 60 A 8/20 μs			20	V
V _{CL}	I _{PP} = 10 A 8/20 μs			16	V
R _d	8/20 μs		0.1		Ω
















2 Package information

- Epoxy meets UL94, V0
- Dot indicates pin 1

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

2.1 QFN 1610 package information





Figure 9. QFN 1610 package outline

Table 3. Package mechanical data

Dimensions						
Ref. Millimeters				Inches	Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	0.51	0.55	0.60	0.020	0.021	0.023
A1	0.00	0.02	0.05			0.002
b	0.75	0.80	0.85	0.029	0.031	0.033
D	1.50	1.60	1.70	0.059	0.063	0.067
E	0.90	1.00	1.10	0.035	0.039	0.043
е		1.05			0.041	
L	0.30	0.35	0.40	0.011	0.013	0.016










Figure 12. Marking



Note: Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.








DocID028170 Rev 1

3 Recommendation on PCB assembly

3.1 Stencil opening design

- 1. General recommendation on stencil opening design
 - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness).

Figure 14. Stencil opening dimensions



b) General design rule


Stencil thickness (T) = 75 ~ 125 μ m

Aspect Ratio =
$$\frac{W}{T} \ge 1.5$$

Aspect Area =
$$\frac{L \times W}{2T(L + W)} \ge 0.66$$

- 2. Reference design
 - a) Stencil opening thickness: 100 µm
 - b) Stencil opening for leads: Opening to footprint ratio is 90%.

Figure 15. Recommended stencil window Figure 16. Alternative stencil window position position





3.2 Solder paste

- 1. Use halide-free flux, qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste recommended.
- 3. Offers a high tack force to resist component displacement during PCB movement.
- 4. Use solder paste with fine particles: powder particle size 20-45 $\mu m.$

3.3 Placement


- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering.
- 3. Standard tolerance of ± 0.05 mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

3.4 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.



3.5 Reflow profile





Note:

Minimize air convection currents in the reflow oven to avoid component movement.



4 Ordering information




Figure 18. Ordering information scheme

Table 4. Ordering information

Order code	Marking	Weight	Base qty	Delivery mode
ESDA13P70-1U1M	G ⁽¹⁾	2.4 mg	8000	Tape and reel

1. The marking can be rotated by multiples of 90° to differentiate assembly location

5 Revision history

Table 5. Document revision history

Date	Revision	Changes
03-Nov-2015	1	Initial release.

