

ESDA25B1

 $\begin{array}{c} \mbox{Application Specific Discretes} \\ \mbox{A.S.D.}^{\rm TM} \end{array}$

APPLICATIONS

Where transient overvoltage protection in ESD sensitive equipment is required, such as :

- COMPUTER
- PRINTERS
- COMMUNICATION SYSTEMS

It is particulary recommended for RS232 I/O port protection where the line interface withstands only 2 kV ESD surges.

FEATURES

- 6 BIDIRECTIONAL TRANSILTM FUNCTIONS
- VERY LOW CAPACITANCE : C= 20 pF @ V_{RM}
- 150 W peak pulse power (8/20 μs)

DESCRIPTION

The ESDA25B1 is a monolithic voltage suppressor designed to protect components which are connected to data and transmission lines against EDS.

BENEFITS

High ESD protection level : up to 25 kV High integration Suitable for high density boards

COMPLIES WITH THE FOLLOWING STANDARDS :

IEC 1000-4-2 : level 4

MIL STD 883C-Method 3015-6 : class 3 (human body model)

TRANSIL[™] ARRAY FOR ESD PROTECTION



FUNCTIONAL DIAGRAM



ESDA25B1

Symbol	Parameter	Value	Unit
Vpp	Electrostatic discharge MIL STD 883C - Method 3015-6	25	kV
P _{PP}	Peak pulse power (8/20µs)	150	W
T _{stg} Tj	Storage temperature range Maximum junction temperature	- 55 to + 150 125	°C ℃
ΤL	Maximum lead temperature for soldering during 10s	260	°C

ABSOLUTE MAXIMUM RATINGS (Tamb = 25°C)

ELECTRICAL CHARACTERISTICS (Tamb = 25°C)

Symbol	Parameter				
Vrm	Stand-off voltage				
V _{BR}	Breakdown voltage				
Vcl	Clamping voltage				
I _{RM}	Leakage current				
IPP	Peak pulse current				
ατ	Voltage temperature coefficient				
С	Capacitance				
Rd	Dynamic resistance				



57

Types	Vbr	@	IR	I _{RM} @	Vrm	Rd	αΤ	С
	min.	max.		max.		typ.	max.	typ.
	note 1			note 1		note 2	note 3	0V bias
	V	V	mA	μA	V	Ω	10 ⁻⁴ /°C	pF
ESDA25B1	25	30	1	2	24	1.5	9.7	15

 $\begin{array}{l} \textbf{note 1}: \text{Between any I/O pin and Groung} \\ \textbf{note 2}: \text{Square pulse, Ipp} = 25A, \text{tp=2.5}\mu\text{s.} \\ \textbf{note 3}: \ \Delta \ \text{V}_{BR} = \alpha\text{T}^* (\text{Tamb -}25^\circ\text{C})^* \ \text{V}_{BR} (25^\circ\text{C}) \end{array}$

CALCULATION OF THE CLAMPING VOLTAGE

USE OF THE DYNAMIC RESISTANCE

The ESDA family has been designed to clamp fast spikes like ESD. Generally the PCB designers need to calculate easily the clamping voltage V_{CL} . This is why we give the dynamic resistance in addition to the classical parameters. The voltage across the protection cell can be calculated with the following formula:

 $V_{CL} = V_{BR} + Rd I_{PP}$

Where Ipp is the peak current through the ESDA cell.

DYNAMIC RESISTANCE MEASUREMENT

The short duration of the ESD has led us to prefer a more adapted test wave, as below defined, to the classical $8/20\mu s$ and $10/1000\mu s$ surges.



2.5µs duration measurement wave.

As the value of the dynamic resistance remains stable for a surge duration lower than 20µs, the 2.5µs rectangular surge is well adapted. In addition both rise and fall times are optimized to avoid any parasitic phenomenon during the measurement of Rd.

57

ESDA25B1

Fig. 1 : Peak power dissipation versus initial junction temperature.



Fig. 3 : Clamping voltage versus peak pulse current (Tj initial = 25 °C). Rectangular waveform tp = 2.5μ s.

 $\begin{array}{c} 10.0 \\ 10.0 \\ 1.0 \\ 0.1 \\ 20 \\ 25 \\ 30 \\ 35 \\ 40 \\ 45 \\ 50 \\ 55 \\ 60 \end{array}$

Fig. 5 : Relative variation of leakage current versus junction temperature (typical values).



Fig. 2 : Peak pulse power versus exponential pulse duration (Tj initial = 25 °C).



Fig. 4 : Capacitance versus reverse applied voltage (typical values).



<u>ک</u>