


ESDA8P80-1U1M

High power transient voltage suppressor

Datasheet - production data



Features

- Low clamping voltage
- Typical peak pulse power:
 - 1100 W (8/20µs)
- Stand-off voltage 6.3 V
- Unidirectional diode
- Low leakage current:
 - 0.2 μA at 25 °C

Applications

Where transient overvoltage protection in ESD sensitive equipment is required, such as:


- Portable multimedia, tablets, mobile phone, smart phone
- USB V_{BUS} protection
- Power supply protection
- Battery protection

Description

The ESDA8P80-1U1M is a unidirectional single line TVS diode designed to protect the power line against EOS and ESD transients.

The device is ideal for applications where high power TVS and board space saving are required.

Figure 1. Pin configuration



Characteristics ESDA8P80-1U1M

1 Characteristics

Table 1. Absolute maximum ratings ($T_{amb} = 25 \text{ °C}$)

Symbol	Parameter	Value	Unit
V _{PP}	Peak pulse voltage: IEC 61000-4-2 contact discharge IEC 61000-4-2 air discharge	> 30 > 30	kV
P _{PP}	Peak pulse power (8/20 µs)	1100	W
I _{PP}	Peak pulse current (8/20 μs)	80	Α
T _{stg}	Storage temperature range	-55 to +150	°C
T _{op}	Operating junction temperature range	-55 to +150	°C

Figure 2. Electrical characteristics (definitions)




Table 2. Electrical characteristics (values, T_{amb} = 25 °C)

	_ _	- / allib			
Symbol	Test conditions	Min.	Тур.	Max.	Unit
V_{BR}	I _R = 1 mA	6.9	7.3		V
I _{RM}	V _{RM} = 5.5 V			200	nA
I _{RM}	V _{RM} = 6.3 V			1	μΑ
V_{CL}	I _{PP} = 60 A 8/20 μs		10.8	12	V
V _{CL}	I _{PP} = 80 A 8/20 μs		11.8	13.2	V
R _d	8/20 µs		0.06		Ω
V _F	I _F = 10 mA		0.75		V

ESDA8P80-1U1M Characteristics

Figure 3. Peak pulse power dissipation versus initial junction temperature (typical values) $P_{PP}(W)$ 1400 8/20 µs 1200 maximum value 1000 800 600 400 200 T_i(°C) 25 50 75 100 125 150 175

Figure 4. Peak pulse power versus exponential pulse duration (maximum values)

PPP(W)

Tj initial = 25 °C

Typical values


100


100


100

1000

Figure 5. Peak pulse current versus clamping voltage (maximum values)







Package information ESDA8P80-1U1M

2 Package information

- Epoxy meets UL94, V0
- Dot indicates pin 1

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

2.1 QFN 1610 package information




Table 3. Package mechanical data

	Dimensions					
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.51	0.55	0.60	0.02001	0.0217	0.0236
A1	0.00	0.02	0.05	0.0000	0.0008	0.0020
b	0.75	0.80	0.85	0.0295	0.0315	0.0335
D	1.50	1.60	1.70	0.0591	0.0630	0.0669
Е	0.90	1.00	1.10	0.0354	0.0394	0.0433
е		1.05			0.0413	
L	0.30	0.35	0.40	0.0118	0.0138	0.0157






Figure 12. Marking Pin2 Pin1

Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no Note: case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

Ø 1.50 +0.10 Bar indicates Pin1 2.0 ±0.05 4.0 ±0.10 1.75 ±0.10 0.20 ±0.02 1.75 ± 0.03 3.50 ±0.05 8.0 ±0.10 2.0 ±0.10 1.14 ±0.03 0.67 ±0.05 All dimensions are typical values in mm User direction of unreeling


Figure 13. Tape and reel specifications

3 Recommendation on PCB assembly

3.1 Stencil opening design

- 1. General recommendation on stencil opening design
 - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness).

Figure 14. Stencil opening dimensions



b) General design rule

Stencil thickness (T) = 75 \sim 125 μm


Aspect Ratio =
$$\frac{W}{T} \ge 1.5$$

Aspect Area =
$$\frac{L \times W}{2T(L + W)} \ge 0.66$$

- 2. Reference design
 - a) Stencil opening thickness: 100 µm
 - b) Stencil opening for leads: Opening to footprint ratio is 90%.

Figure 15. Recommended stencil window position

Figure 16. Alternative stencil window position



3.2 Solder paste

- 1. Use halide-free flux, qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste recommended.
- 3. Offers a high tack force to resist component displacement during PCB movement.
- 4. Use solder paste with fine particles: powder particle size 20-45 μm.

3.3 Placement

- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering.
- 3. Standard tolerance of \pm 0.05 mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.


3.4 PCB design preference

- To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is recommended, to avoid any tilt phenomena caused by asymmetrical solder paste due to solder flow away.



3.5 Reflow profile

Figure 17. ST ECOPACK® recommended soldering reflow profile for PCB mounting



Note: Minimize air convection currents in the reflow oven to avoid component movement.

4 Ordering information

Figure 18. Ordering information scheme




Table 4. Ordering information

Order code	Marking	Weight	Base qty.	Delivery mode
ESDA8P80-1U1M	J ⁽¹⁾	2.4 mg	8000	Tape and reel

^{1.} The marking can be rotated by multiples of 90° to differentiate assembly location

5 Revision history

Table 5. Document revision history

Date	Revision	Changes
02-Mar-2016	1	Initial release.